Specifications

Troubleshooting and Error Messages
55
Page 73
Beep Code POST Code Checkpoint Description
3Ch Configure advanced chipset registers
3Dh Load alternate registers with CMOS values
40h Set initial CPU speed
42h Initialize interrupt vectors
44h Initialize BIOS interrupts
2-1-2-3 46h Check ROM copyright notice
47h Initialize manager for PCI Option ROMs
48h Check video configuration against CMOS
49h Initialize PCI bus and devices
4Ah Initialize all video adapters in system
4Ch Shadow video BIOS ROM
4Eh Display copyright notice
50h Display CPU type and speed
52h Test keyboard
54h Set key click if enabled
56h Enable keyboard
2-2-3-1 58h Test for unexpected interrupts
5Ah Display prompt “Press F2 to enter SETUP”
5Ch Test RAM between 512 KB and 640 KB
60h Test extended memory
62h Test extended memory address
64h Jump to UserPatch1
66h Configure advanced cache registers
68h Enable external and CPU caches
6Ah Display external cache size
6Ch Display shadow message
6Eh Display non-disposable segments
70h Display error messages
72h Check for configuration errors
74h Test real-time clock
76h Check for keyboard errors
7Ch Set up hardware interrupt vectors
7Eh Test coprocessor if present
80h Disable onboard I/O ports
82h Detect and install external RS232 ports
Table 5-2. POST Checkpoint Codes (cont.)