Product Info

ManualsBrandsQuectel ManualsElectronics5G Sub-6 GHz M.2 Module

RM500Q-AE&RM502Q-AE

Hardware Design

5G Module Series

Version: 1.0.0

Date: 2020-10-22

Status: Preliminary

www.quectel.com

Summary of content (86 pages)

PAGE 1
RM500Q-AE&RM502Q-AE Hardware Design 5G Module Series Version: 1.0.0 Date: 2020-10-22 Status: Preliminary www.quectel.
PAGE 2
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters: Quectel Wireless Solutions Co., Ltd. Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China Tel: +86 21 5108 6236 Email: info@quectel.com Or our local office. For more information, please visit: http://www.quectel.com/support/sales.htm.
PAGE 3
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Copyright The information contained here is proprietary technical information of Quectel wireless solutions co., ltd. Transmitting, reproducing, disseminating and editing this document as well as using the content without permission are forbidden. Offenders will be held liable for payment of damages. All rights are reserved in the event of a patent grant or registration of a utility model or design. Copyright © Quectel Wireless Solutions Co., Ltd. 2020.
PAGE 4
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design About the Document Revision History Version Date Author Description - 2020-10-22 Jared WANG /Hank LIU Creation of the document 1.0.
PAGE 5
G Module Series RM500Q-AE&RM502Q-AE Hardware Design Contents About the Document ................................................................................................................................... 4 Contents ....................................................................................................................................................... 5 Table Index .........................................................................................................................
PAGE 6
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 4 GNSS Receiver ............................................................................................................................... 4952 4.1. General Description .............................................................................................................. 4952 4.2. GNSS Performance .............................................................................................................. 4952 5 Antenna Interfaces.......
PAGE 7
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Table Index Table 1: Frequency Bands and GNSS Type of RM500Q-AE&RM502Q-AE Module............................ 1214 Table 2: Key Features of RM500Q-AE&RM502Q-AE ........................................................................... 1315 Table 3: Definition of I/O Parameters..................................................................................................... 1922 Table 4: Pin Description .................................................
PAGE 8
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure Index Figure 1: Functional Diagram ..................................................................................................................... 16 Figure 2: Pin Assignment ........................................................................................................................... 18 Figure 3: Power Supply Limits during Radio Transmission .......................................................................
PAGE 9
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 42: Tray Packaging Procedure .......................................................................................................
PAGE 10
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 1 Introduction The hardware design defines RM500Q-AE&RM502Q-AE and describes the air and hardware interfaces which are connected with customers’ applications. This document helps you quickly understand the interface specifications, electrical and mechanical details, as well as other related information of RM500Q-AE&RM502Q-AE. To facilitate its application in different fields, reference design is also provided for reference.
PAGE 11
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 1.1. Safety Information The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product.
PAGE 12
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 2 Product Concept 2.1. General Description RM500Q-AE&RM502Q-AE are 5G NR/LTE-FDD/LTE-TDD/WCDMA wireless communication modules with receive diversity. They provide data connectivity on 5G NR SA and NSA, LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA networks with standard PCI Express M.2 interface.
PAGE 13
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 2.2. Key Features The following table describes key features of RM500Q-AE&RM502Q-AE. Table 2: Key Features of RM500Q-AE&RM502Q-AE Feature Details Function Interface PCI Express M.2 Interface Power Supply ⚫ ⚫ Supply voltage: 3.135–4.4 V Typical supply voltage: 3.
PAGE 14
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design LTE: Max 1.0 Gbps(DL)/ 200 Mbps (UL) RM502Q-AE LTE: 2.0 Gbps (DL) /200 Mbps (UL) ⚫ ⚫ ⚫ Support 3GPP R8 DC-HSDPA, HSPA +, HSDPA, HSUPA and WCDMA Support QPSK, 16QAM and 64QAM modulation Max. transmission data rates 2): DC-HSDPA: Max 42 Mbps (DL) HSUPA: Max 5.
PAGE 15
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design RoHS ⚫ All hardware components are fully compliant with EU RoHS directive NOTES 1. 2. 3. 4. 5. 6. 1) HPUE is only for single carrier. 5G NR FDD bands only support 15 kHz SCS, NR TDD bands only support 30 kHz SCS. 3) The maximum rates are theoretical and the actual values refer to the network configuration.
PAGE 16
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design VCC GND ET PMIC FULL_CARD_POWER_OFF# 38.4M XO SPMI Tx (U)SIM1 ANT3_GNSSL1 IQ PCIe × 1 RFFE Baseband GPIOs Control WWAN_LED# WAKE_ON_WAN# DRx GNSS MIPI/G RFC W_DISABLE1# W_DISABLE2# Tx/Rx Blocks PRx USB 2.0 & USB 3.1 Sub-6 GHz Transceiver PCI Express M.2 Key-B Interface RESET_N ANT2 ANT1 ANT0 NAND Flash 4Gb x8 LPDDR4X SDRAM 4Gb x16 Figure 1: Functional Diagram 2.4.
PAGE 17
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3 Application Interfaces The physical connections and signal levels of RM500Q-AE&RM502Q-AE comply with PCI Express M.2 specification.
PAGE 18
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.1. Pin Assignment The following figure shows the pin assignment of the module. The top side contains module and antenna connectors. No.
PAGE 19
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.2. Pin Description Table 3: Definition of I/O Parameters Type Description AI Analog Input AO Analog Output DI Digital Input DO Digital Output IO Bidirectional OD Open Drain PI Power Input PO Power Output The following table shows the pin definition and description of the module. Table 4: Pin Description Pin No.
PAGE 20
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design When it is at high level, the module is turned on. 7 USB_DP AI, AO USB 2.0 differential data (+) 8 W_DISABLE1#* DI Airplane mode control. Active LOW. 9 USB_DM AI, AO USB 2.
PAGE 21
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 30 USIM_RST DO (U)SIM card reset 31 USB_SS_TX_P AO USB 3.1 transmit data (+) 32 USIM_CLK DO (U)SIM clock 33 GND 34 USIM_DATA IO (U)SIM card data 35 USB_SS_RX_M AI USB 3.1 super-speed receive (-) 36 USIM_VDD PO (U)SIM card power supply 37 USB_SS_RX_P AI USB 3.
PAGE 22
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Open drain Active LOW 54 PCIE_WAKE_N DO PCIe wake up 55 PCIE_REFCLK_P AI, AO PCIe reference clock (+) 56 RFFE_CLK* DO Used for external MIPI IC 1.8 V power domain control 57 GND 58 RFFE_DATA* DO Used for external MIPI IC 1.8 V power domain control 59 LAA_TX_EN DO Notification from SDR to WL when LTE transmitting 1.8 V power domain 60 WLAN_TX_EN DI Notification from WL to SDR while transmitting 1.
PAGE 23
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Vmax = 4.4 V 75 CONFIG_2 DO Not connected internally NOTE 1.Keep all NC, reserved and unused pins unconnected. 、 2.Pin 61 and Pin 63 are used for antenna tuner 3.3. Operating Modes The table below briefly summarizes the various operating modes to be mentioned in the following chapters. Table 5: Overview of Operating Modes Mode Normal Operation Details Idle Software is active.
PAGE 24
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Table 6: Definition of VCC and GND Pins Pin No. Pin Name I/O Power Domain Description 2, 4, 70, 72, 74 VCC PI 3.135–4.4 V 3.7 V typical DC supply 3, 5, 11, 27, 33, 39, 45, 51, 57, 71, 73 GND Ground 3.4.1. Decrease Voltage Drop The power supply range of the module is from 3.135 V to 4.4 V. Please ensure that the input voltage will never drop below 3.135 V, otherwise the module will be powered off automatically.
PAGE 25
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Module VCC VCC D1 5.1 V + C1 100 μF C2 1 μF 2, 4, 70, 72, 74 C3 C4 C5 100 nF 33 pF 10 pF PMU 3, 5, 11, 27, GND 33, 39, 45, 51, 57, 71, 73 Figure 4: Reference Circuit of VCC Pins 3.4.2. Reference Design for Power Supply Power design for the module is very important, as the performance of the module largely depends on the power source. The power supply is capable of providing a sufficient current of at least 3 A.
PAGE 26
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.5. Turn on and off Scenarios 3.5.1. Turn on the Module FULL_CARD_POWER_OFF# asynchronous signal is an Active Low input that is used to turn off the entire module. When the input signal is asserted high ( ≥ 1.19 V), the module will be enabled. When the input signal is driven low signal ( ≤ 0.2 V) or Tri-stated, it will force the module to shut down. This input signal is 3.3 V tolerant and can be driven by either 1.8 V or 3.3 V GPIO.
PAGE 27
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Host Module 1.8 V or 3.3 V GPIO FULL_CARD_POWER_OFF# 6 R4 100k PMU Note: The voltage of pin 6 should be no less than 1.19 V when it is at HIGH level. Figure 7: Turn on the Module with a Host GPIO NOTES 1. tpower-on is the interval between VCC and RESET_N high voltage level. It is measured when RESET_N is not pulled down by the host device. 2.
PAGE 28
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design VCC RESET_N(H) FULL_CARD_POWER_OFF# ≥10 s Module Status RUNNING Power-off procedure OFF Figure 8: Turn-off Timing through FULL_CARD_POWER_OFF# 3.5.2.2. Turn off the Module through AT Command It is also a safe way to use AT+QPOWD command to turn off the module. For more details about the command, see document [2]. The module is designed to be turned on with a host GPIO. Pull down FULL_CARD_POWER_OFF# pin after the module’s USB/PCIe is removed.
PAGE 29
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.6. Reset the Module RESET_N is an asynchronous and active low signal (1.5 V logic level). Whenever this pin is active, the module will immediately be placed in a Power On Reset (POR) condition. CAUTION: Triggering the RESET# signal will lead to loss of all data in the modem and the removal of system drivers. It will also disconnect the modem from the network. Table 8: Definition of RESET_N Pin Pin No.
PAGE 30
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Host Module VDD 1.5 V R1 100k RESET_N Reset pulse GPIO 67 Reset Logic Q2 NMOS R4 10R R5 100k 200-700 ms Figure 11: Reference Circuit of RESET_N with NMOS Driving Circuit Module VDD 1.5V R1 100k RESET_N 67 Reset Logic S1 TVS C1 33 pF 200-700 ms Note: The capacitor C1 is recommended to be less than 47 pF. The reset scenario is illustrated in the following figure. VCC ≤ 700 ms ≥200 ms RESET_N Module Status VIL ≤ 0.
PAGE 31
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.7. (U)SIM Interface The (U)SIM interface circuitry meets ETSI and IMT-2000 requirements. Both Class B (3.0 V) and Class C (1.8 V) (U)SIM cards are supported, and Dual SIM Single Standby* function is supported. Table 9: Pin Definition of (U)SIM Interfaces Pin No. Pin Name I/O Description Comment 36 USIM_VDD PO Power supply for (U)SIM card Class B (3.0 V) and Class C (1.8 V) 34 USIM_DATA IO (U)SIM card data 1.8/3.
PAGE 32
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design USIM_VDD Module USIM_CLK 100 nF 10-20k USIM_VDD USIM_RST (U)SIM Card Connector VCC 22R RST 22R CLK USIM_DET CD 22R 33 pF GND 33 pF IO 33 pF USIM_DATA VPP GND TVS Note: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.
PAGE 33
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design USIM_VDD Module USIM_CLK 100 nF 10-20k USIM_VDD USIM_RST (U)SIM Card Connector VCC 22R VPP RST 22R CLK USIM_DET 33 pF IO 33 pF GND 22R 33 pF USIM_DATA GND TVS Note: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.
PAGE 34
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Please note that only USB 2.0 can be used for firmware upgrade currently. The following table shows the pin definition of USB interface. Table 10: Pin Definition of USB Interface Pin No. Pin Name I/O Description 7 USB_DP AI/AO USB 2.0 differential data bus (+) 9 USB_DM AI/AO USB 2.0 differential data bus (-) 29 USB_SS_TX_M AO USB 3.1 transmit data (-) 31 USB_SS_TX_P AO USB 3.1 transmit data (+) 35 USB_SS_RX_M AI USB 3.
PAGE 35
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Host Module USB_SS_TX_P USB_SS_TX_M C5 220 nF USB_SS_RX_P 37 C6 220 nF USB_SS_RX_M 35 USB_SS_TX_P 31 C1 220 nF USB_SS_TX_M 29 C2 220 nF USB_SS_RX_P USB_SS_RX_M USB_DM USB_DP R1 0Ω USB_DM 9 R2 0Ω USB_DP 7 BB R3 NM-0Ω Test Points R4 NM-0Ω ESD Minimize these stubs in PCB layout. Figure 16: Reference Circuit of USB 3.1 & 2.0 Interface AC coupling capacitors C5 and C6 must be placed close to the host and close to each other.
PAGE 36
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.9. PCIe Interface RM500Q-AE&RM502Q-AE modules provide one integrated PCIe (Peripheral Component Interconnect Express) interface which complies with the PCI Express Base Specification, Revision 3.0 and supports up to 8 Gbps per lane. ⚫ ⚫ PCI Express Base Specification Revision 3.0 compliant Data rate up to 8 Gbps per lane The following table shows the pin definition of PCIe interface. Table 11: Pin Definition of PCIe Interface Pin No.
PAGE 37
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Host Module PCIE_REFCLK_P PCIE_REFCLK_M R4 0R PCIE_REFCLK_P 55 R5 0R PCIE_REFCLK_M 53 PCIE_TX_P C5 220 nF PCIE_RX_P 49 PCIE_TX_M C6 220 nF PCIE_RX_M 47 PCIE_TX_P 43 C1 220 nF PCIE_TX_M 41 C2 220 nF PCIE_RX_P PCIE_RX_M BB VCC_IO_HOST R1 100k R2 100k PCIE_WAKE_N PCIE_CLKREQ_N PCIE_RST_N R3 100k PCIE_WAKE_N 54 PCIE_CLKREQ_N 52 PCIE_RST_N 50 Note: The voltage level of VCC_IO_HOST depends on the host side due to the open dr
PAGE 38
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 18: PCIe Power-on Timing Requirements of M.2 Specification Module power-on or insertion detection VCC tpower -on FUL L_CARD_ POWER_OFF System turn-on and booting RESET_N RFFE_ VIO _1V8 tturn-on VIH 1.
PAGE 39
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design ⚫ ⚫ Keep the differential impedance of PCIe data trace as 85 Ω ±10 %. You must not route PCIe data traces under components or cross them with other traces. 3.9.2. USB and PCIe Modes RM500Q-AE&RM502Q-AE supports to communicate through both USB and PCIe interfaces, respectively referring to the USB mode and the PCIe mode as described below: USB Mode ⚫ ⚫ ⚫ Supports all USB 2.0/3.
PAGE 40
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.10. PCM Interface* RM500Q-AE&RM502Q-AE module supports audio communication via Pulse Code Modulation (PCM) digital interface. The PCM interface supports the following modes: ⚫ ⚫ Primary mode (short frame synchronization): the module works as both master and slave Auxiliary mode (long frame synchronization): the module works as master only In primary mode, the data is sampled on the falling edge of the PCM_CLK and transmitted on the rising edge.
PAGE 41
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 125 μs 1 PCM_CLK 2 31 32 PCM_SYNC MSB LSB MSB LSB PCM_DOUT PCM_DIN Figure 21: Auxiliary Mode Timing The following table shows the pin definition of PCM interface which can be applied to audio codec design. Table 12: Pin Definition of PCM Interface Pin No. Pin Name I/O Description Comment 20 PCM_CLK IO PCM data bit clock 1.8 V power domain In master mode, it is an output signal. In slave mode, it is an input signal.
PAGE 42
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 3.11. Control and Indication Interfaces The following table shows the pin definition of control and indication pins. Table 13: Pin Definition of Control and Indication Interfaces Pin No. Pin Name I/O Description Comment 8 W_DISABLE1#* DI Airplane mode control. Active LOW. 1.8/3.3 V 10 WWAN_LED#* OD Indicate RF status of the module. Open drain and active low signal. 23 WAKE_ON_WAN#* OD Wake up the host.
PAGE 43
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Table 14: RF Function Status W_DISABLE1# Level AT Commands RF Function Status High Level AT+CFUN=1 Enabled High Level AT+CFUN=0 AT+CFUN=4 Disabled Low Level AT+CFUN=0 AT+CFUN=1 AT+CFUN=4 Disabled 3.11.2. W_DISABLE2#* RM500Q-AE&RM502Q-AE module provides a W_DISABLE2# pin to disable or enable the GNSS function. The W_DISABLE2# pin is pulled up by default. Driving it low will disable the GNSS function.
PAGE 44
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Host Module VCC_IO_HOST VDD 1.8 V R5 10k R6 10k GPIO GPIO R2 100k W_DISABLE2# 26 W_DISABLE1# 8 R3 100k BB Note: The voltage level of VCC_IO_HOST could be 1.8 V or 3.3 V typically. Figure 22: W_DISABLE1# and W_DISABLE2# Reference Circuit 3.11.3. WWAN_LED#* The WWAN_LED# signal is used to indicate RF status of the module, and its sink current is up to 10 mA.
PAGE 45
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Table 16: Network Status Indications of WWAN_LED# WWAN_LED# Level Description Low Level (LED ON) RF function is turned on High Level (LED OFF) RF function is turned off if any of the following occurs: ⚫ The (U)SIM card is not powered. ⚫ W_DISABLE1# is at low level (airplane mode enabled). ⚫ AT+CFUN=4 (RF function disabled). 3.11.4. WAKE_ON_WAN#* The WAKE_ON_WAN# is an open drain pin, which requires a pull-up resistor on the host.
PAGE 46
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design (Specific Absorption Rate) detection. The signal is sent from a host system proximity sensor to the module to provide an input trigger, which will reduce the output power in radio transmission. Table 18: Function of the DPR Signal DPR Level Function High/Floating NO max. transmitting power backoff Low Max. transmitting power backoff by AT+QCFG="sarcfg" NOTE See document [2] for more details about AT+QCFG="sarcfg" command. 3.11.6.
PAGE 47
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design NOTE “*” means under development. 3.13. Antenna Tuner Control Interface* ANTCTL[1:2] are used for antenna tuner control and should be routed to an appropriate antenna control circuit. More details about the interface will be added in the future version of this document. Table 20: Pin Definition of Antenna Tuner Control Interface Pin No.
PAGE 48
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 75 CONFIG_2 DO 0 Not connected internally 1 CONFIG_3 DO 0 Not connected internally The following figure shows a reference circuit of these four pins. Host Module VCC_IO_HOST R1 10k R2 10k R3 10k R4 10k CONFIG_0 21 NM-0Ω GPIO CONFIG_1 69 0Ω GPIO CONFIG_2 75 NM-0Ω CONFIG_3 1 NM-0Ω GPIO GPIO Note: The voltage level of VCC_IO_HOST depends on the host side and could be 1.8 V or 3.3 V.
PAGE 49
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 4 GNSS Receiver 4.1. General Description RM500Q-AE&RM502Q-AE module includes a fully integrated global navigation satellite system solution that supports Gen9-Lite of Qualcomm (GPS, GLONASS, BeiDou/Compass, and Galileo). The module supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default. By default, the module GNSS engine is switched off. It has to be switched on via AT command.
PAGE 50
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Hot start @ open sky Accuracy (GNSS) CEP-50 Autonomous TBD s XTRA enabled TBD s Autonomous @ open sky TBD m NOTES 1. 2. 3. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously). Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after the loss of lock.
PAGE 51
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5 Antenna Interfaces RM500Q-AE&RM502Q-AE provides four antenna interfaces, the impedance of antenna port is 50 Ω. 5.1. RF Antenna Interfaces 5.1.1. Antenna Pin Definition The pin definition of RF antenna interfaces is shown below.
PAGE 52
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5.1.2.
PAGE 53
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design B26 814–849 859–894 B26 – – – WCS 2305–2315 2350–2360 B30 – – – B38 2570–2620 2570–2620 – B38 – n38 B41/B41-XGP 2496–2690 2496–2690 – B41 – n41 B48 3550–3700 3550–3700 – B48 – - B66 1710–1780 2110–2200 B66 – – n66 B71 663–698 617–652 B71 – – n71 n77 3300–4200 3300–4200 – – – n77 5.1.4. Reference Design of RF Antenna Interface A reference design of antenna interface is shown as below.
PAGE 54
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5.2. GNSS Antenna Interface The following table shows frequency specification of GNSS antenna connector. Table 27: GNSS Frequency Type Frequency Unit GPS/Galileo/QZSS 1575.42 ±1.023 (L1) MHz Galileo 1575.42 ±2.046 (E1) MHz QZSS 1575.42 (L1) MHz GLONASS 1597.5–1605.8 MHz BeiDou 1561.098 ±2.046 MHz NOTES 1. 2. 3. 4. 5. Keep the characteristic impedance for ANT3_GNSSL1 trace as 50 Ω.
PAGE 55
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Microstrip or coplanar waveguide is typically used in RF layout for characteristic impedance control. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.
PAGE 56
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 30: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground) To ensure RF performance and reliability, the following principles should be complied with in RF layout design: ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50 Ω. The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
PAGE 57
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design ANT0 ANT1 ANT2 ANT3_GNSS Figure 31: RM500Q-AE Antenna Connectors ANT0 ANT1 ANT2 ANT3_GNSS Figure 32: RM502Q-AE Antenna Connectors RM500Q-AE&RM502Q-AE_Hardware_Design 57 / 83
PAGE 58
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5.4.
PAGE 59
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Table 29: Antenna Requirements Type Requirements GNSS ⚫ ⚫ ⚫ ⚫ Frequency range: 1559–1606 MHz Polarization: RHCP or linear VSWR: < 2 (Typ.) Passive antenna gain: >0 dBi ⚫ ⚫ ⚫ ⚫ VSWR: ≤ 3 Efficiency: > 30% Input Impedance: 50 Ω Cable insertion loss: < 1 dB WCDMA B5 LTE B5/B12/B13/B14/B17/B26/B71 5G NR n5/n12/n71 Cable insertion loss: < 1.
PAGE 60
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design The connector dimensions are illustrated as below: Figure 33: RM500Q-AE&RM502Q-AE RF Connector Dimensions (Unit: mm) Table 30: Major Specifications of the RF Connector Item Specification Nominal Frequency Range DC to 6 GHz Nominal Impedance 50 Ω Temperature Rating -40 to +85 °C Voltage Standing Wave Ratio (VSWR) Meet the requirements of: Max 1.3 (DC–3 GHz) Max 1.
PAGE 61
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 34: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables The following figure illustrates the connection between the receptacle RF connector on the module and the mating plug using a Ø0.81 mm coaxial cable. Figure 35: Connection between RF Connector and Mating Plug Using Ø0.81 mm Coaxial Cable The following figure illustrates the connection between the receptacle RF connector on the module and the mating plug using a Ø1.
PAGE 62
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 36: Connection between RF Connector and Mating Plug Using Ø1.
PAGE 63
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 6 Reliability, Radio and Electrical Characteristics 6.1. Absolute Maximum Ratings Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table. Table 31: Absolute Maximum Ratings Parameter Min. Max. Unit VCC -0.3 4.7 V Voltage at Digital Pins -0.3 2.3 V 6.2. Power Supply Requirements The typical input voltage of the module is 3.7 V, as specified by PCIe M.
PAGE 64
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 6.3. I/O Requirements Table 33: I/O Requirements Parameter Description Min. Max. Unit VIH Input high voltage 0.7 × VDD18 1) VDD18 +0.3 V VIL Input low voltage -0.3 0.3 × VDD18 V VOH Output high voltage VDD18-0.5 VDD18 V VOL Output low voltage 0 0.4 V NOTE 1) V DD18 is the I/O power domain of the module. 6.4. Operating and Storage Temperatures Table 34: Operating and Storage Temperatures Parameter Min. Typ. Max.
PAGE 65
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again. 6.5. Current Consumption Table 35: RM500Q-AE&RM502Q-AE Current Consumption Description Conditions Typ.
PAGE 66
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design LTE data transfer (GNSS OFF) 5G NR data transfer (GNSS OFF) WCDMA B4 HSDPA CH1638 @ 23 dBm TBD mA WCDMA B4 HSUPA CH1638 @ 23 dBm TBD mA WCDMA B5 HSDPA CH4407 @ 23 dBm TBD mA WCDMA B5 HSUPA CH4407 @ 23 dBm TBD mA LTE-FDD B2 CH900 @ 23 dBm TBD mA LTE-FDD B4 CH2175 @ 23 dBm TBD mA LTE-FDD B5 CH2525 @ 23 dBm TBD mA LTE-FDD B7 CH3100 @ 23 dBm TBD mA LTE-FDD B12 CH5095 @ 23 dBm TBD mA LTE-FDD B13 CH5230 @ 23 dBm TBD mA LTE-FDD B
PAGE 67
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5G NR-FDD n2 CH387000 @ 23 dBm TBD mA 5G NR-FDD n2 CH392000 @ 23 dBm TBD mA 5G NR-FDD n2 CH397000 @ 23 dBm TBD mA 5G NR-FDD n5 CH174800 @ 23 dBm TBD mA 5G NR-FDD n5 CH176300 @ 23 dBm TBD mA 5G NR-FDD n5 CH177800 @ 23 dBm TBD mA 5G NR-FDD n7 CH525000 @ 23 dBm TBD mA 5G NR-FDD n7 CH531000 @ 23 dBm TBD mA 5G NR-FDD n7 CH537000 @ 23 dBm TBD mA 5G NR-FDD n12 CH146800 @ 23 dBm TBD mA 5G NR-FDD n12 CH147500 @ 23 dBm TBD mA 5G NR
PAGE 68
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design LTE 5G NR LTE bands 23 dBm ±2 dB (Class 3) < -40 dBm LTE HPUE bands (B38/B41/) 26 dBm ±2 dB (Class 2) < -40 dBm 5G NR bands 23 dBm ±2 dB (Class 3) < -40 dBm (BW: 5–20 MHz) 1) 5G NR HUPE bands (n41/n77) 26 dBm +2/-3 dB (Class 2) < -40 dBm (BW: 5–20 MHz) 1) NOTE 1) For 5G NR TDD bands, the normative reference for this requirement is TS 38.101-1 [2] clause 6.3.1 6.7.
PAGE 69
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 5G NR LTE-FDD B25 (10 MHz) TBD TBD TBD -92.8 dBm LTE-FDD B26 (10 MHz) TBD TBD TBD -93.8 dBm LTE-FDD B30 (10 MHz) TBD TBD TBD -95.3 dBm LTE-TDD B38 (10 MHz) TBD TBD TBD -96.3 dBm LTE-TDD B41 (10 MHz) TBD TBD TBD -94.3 dBm LTE-TDD B48 (10 MHz) TBD TBD TBD -95 dBm LTE-FDD B66 (10 MHz) TBD TBD TBD -96.5 dBm LTE-FDD B71 (10 MHz) TBD TBD TBD -94.2 dBm 5G NR-FDD n2 (20 MHz) (SCS: 15 kHz) TBD TBD TBD -94.
PAGE 70
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module. The following table shows the module electrostatic discharge characteristics.
PAGE 71
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 37: Thermal Dissipation Area on Bottom Side of Module There are other measures to enhance heat dissipation performance: ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ Add ground vias as many as possible on PCB. Maximize airflow over/around the module. Place the module away from other heating sources. Module mounting holes must be used to attach (ground) the device to the main PCB ground.
PAGE 72
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
PAGE 73
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 7 Mechanical Dimensions and Packaging This chapter mainly describes mechanical dimensions and packaging specifications of RM500Q-AE&RM502Q-AE. All dimensions are measured in mm, and the tolerances are ±0.05 mm unless otherwise specified. 7.1.
PAGE 74
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 7.2.
PAGE 75
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design NOTE Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel. 7.3. M.2 Connector The module adopts a standard PCI Express M.2 connector which compiles with the directives and standards listed in document [5]. 7.4. Packaging The modules are packaged in trays. The following figure shows the tray size.
PAGE 76
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design Figure 42: Tray Packaging Procedure RM500Q-AE&RM502Q-AE_Hardware_Design 76 / 83
PAGE 77
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design 8 Appendix References Table 39: Related Documents SN. Document Name Remark [1] Quectel_PCIe_Card_EVB_User_Guide PCIe card EVB user guide [2] Quectel_RG50xQ&RM5xxQ_Series_AT_Commands_ Manual AT commands manual for RG50xQ, RM5xxQ series [3] Quectel_RG50xQ&RM5xxQ_Series_GNSS_ Application_Note The GNSS application note for RG50xQ and RM5xxQ series [4] Quectel_RF_Layout_Application_Note RF layout application note [5] PCI Express M.
PAGE 78
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design GSM Global System for Mobile Communications HSPA High Speed Packet Access HSUPA High Speed Uplink Packet Access kbps Kilo Bits Per Second LAA License Assisted Access LED Light Emitting Diode LTE Long Term Evolution Mbps Mega Bits Per Second ME Mobile Equipment MIMO Multiple-Input Multiple-Output MLCC Multiplayer Ceramic Chip Capacitor MO Mobile Originated MT Mobile Terminated PAP Password Authentication Protocol PCB Printed C
PAGE 79
5G Module Series RM500Q-AE&RM502Q-AE Hardware Design UART Universal Asynchronous Receiver & Transmitter UL Uplink URC Unsolicited Result Code USB Universal Serial Bus (U)SIM (Universal) Subscriber Identity Module VIH Input High Voltage Level VIL Input Low Voltage Level VOH Output High Voltage Level VOL Output Low Voltage Level WCDMA Wideband Code Division Multiple Access Installation engineers need to be aware of the potential risk of the thermal effects of radio frequency energy and ho
PAGE 80
OEM/Integrators Installation Manual Important Notice to OEM integrators 1. This module is limited to OEM installation ONLY. 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b). 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations 4. For FCC Part 15.
PAGE 81
Antenna (1) The antenna must be installed such that 20 cm is maintained between the antenna and users, (2) The transmitter module may not be co-located with any other transmitter or antenna. In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product.
PAGE 82
Federal Communication Commission Interference Statement This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules.
PAGE 83
This device is intended only for OEM integrators under the following conditions: (For module device use) 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and 2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required.
PAGE 84
Industry Canada Statement This device complies with Industry Canada’s licence-exempt RSSs. Operation is subject to the following two conditions: (1) This device may not cause interference; and (2) This device must accept any interference, including interference that may cause undesired operation of the device. Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence.
PAGE 85
Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes: (Pour utilisation de dispositif module) 1) L'antenne doit être installée de telle sorte qu'une distance de 20 cm est respectée entre l'antenne et les utilisateurs, et 2) Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne. Tant que les 2 conditions ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires.
PAGE 86
Manual Information to the End User The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user’s manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.