User's Manual

M50Hardware Design
M50_HD_V2.0 - 6 -
Figure Index
FIGURE 1: MODULE FUNCTIONAL DIAGRAM ............................................................................. 18
FIGURE 2: PIN ASSIGNMENT ............................................................................................................ 20
FIGURE 3: VOLTAGE RIPPLE DURING TRANSMITTING ............................................................. 30
FIGURE 4: REFERENCE CIRCUIT FOR THE VBAT INPUT ............................................................ 31
FIGURE 5: REFERENCE CIRCUIT FOR POWER SUPPLY .............................................................. 31
FIGURE 6: TURN ON THE MODULE USING DRIVING CIRCUIT................................................. 32
FIGURE 7: TURN ON THE MODULE USING KEYSTROKE ........................................................... 33
FIGURE 8: TIMING OF TURNING ON SYSTEM .............................................................................. 33
FIGURE 9: TIMING OF TURNING OFF THE MODULE................................................................... 34
FIGURE 10: REFERENCE CIRCUIT FOR EMERG_OFF BY USING DRIVING CIRCUIT ............ 36
FIGURE 11: REFERENCE CIRCUIT FOR EMERG_OFF BY USING BUTTON .............................. 36
FIGURE 12: TIMING OF RESTARTING SYSTEM ............................................................................ 37
FIGURE 13: TIMING OF RESTARTING SYSTEM AFTER EMERGENCY SHUTDOWN .............. 37
FIGURE 14: RTC SUPPLY FROM NON-CHARGEABLE BATTERY ............................................... 40
FIGURE 15: RTC SUPPLY FROM RECHARGEABLE BATTERY .................................................... 40
FIGURE 16: RTC SUPPLY FROM CAPACITOR ................................................................................ 40
FIGURE 17: SEIKO XH414H-IV01E CHARGE CHARACTERISTICS ............................................. 41
FIGURE 18: REFERENCE DESIGN FOR FULL-FUNCTION UART ................................................ 44
FIGURE 19: REFERENCE DESIGN FOR UART PORT ..................................................................... 44
FIGURE 20: REFERENCE DESIGN FOR UART PORT WITH HARDWARE FLOW CONTROL... 45
FIGURE 21: REFERENCE DESIGN FOR FIRMWARE UPGRADE .................................................. 45
FIGURE 22: REFERENCE DESIGN FOR DEBUG PORT .................................................................. 46
FIGURE 23: REFERENCE DESIGN FOR AUXILIARY UART PORT ............................................... 47
FIGURE 24: LEVEL MATCH DESIGN FOR 3.3V SYSTEM.............................................................. 47
FIGURE 25: LEVEL MATCH DESIGN FOR 5V SYSTEM................................................................. 48
FIGURE 26: LEVEL MATCH DESIGN FOR RS-232 .......................................................................... 49
FIGURE 27: REFERENCE DESIGN FOR AIN1&AIN2...................................................................... 52
FIGURE 28: REFERENCE DESIGN FOR AOUT1 .............................................................................. 52
FIGURE 29: HANDSET INTERFACE DESIGN FOR AOUT2 ........................................................... 53
FIGURE 30: SPEAKER INTERFACE DESIGN WITH AN AMPLIFIER FOR AOUT2 ..................... 53
FIGURE 31: EARPHONE INTERFACE DESIGN ............................................................................... 54
FIGURE 32: LOUD SPEAKER INTERFACE DESIGN ....................................................................... 54
FIGURE 33: REFERENCE CIRCUIT OF THE 8 PINS SIM CARD .................................................... 56
FIGURE 34: REFERENCE CIRCUIT OF THE 6 PINS SIM CARD .................................................... 57
FIGURE 35: AMPHENOL C707 10M006 512 2 SIM CARD HOLDER .............................................. 58
FIGURE 36: MOLEX 91228 SIM CARD HOLDER ............................................................................ 59
FIGURE 37: REFERENCE CIRCUIT OF SD CARD ........................................................................... 60
FIGURE 38: LONG SYNCHRONIZATION & SIGN EXTENSION DIAGRAM ............................... 63
FIGURE 39: LONG SYNCHRONIZATION & ZERO PADDING DIAGRAM ................................... 63
FIGURE 40: SHORT SYNCHRONIZATION & SIGN EXTENSION DIAGRAM .............................. 63
FIGURE 41: SHORT SYNCHRONIZATION & ZERO PADDING DIAGRAM ................................. 64
Quecctel
Confidential