Specifications

Zylogic ZE5 Configurable System-on-Chip Platform
www.Zylogic.com.cn 98
ZE505 4.5 6.0 ns
ZE512 4.5 6.0 ns
flop or latch using the Bus Clock Input as clock,
delayed input path.
ZE520 4.5 6.0 ns
Preliminary
G
G
l
l
o
o
b
b
a
a
l
l
B
B
u
u
f
f
f
f
e
e
r
r
I
I
n
n
p
p
u
u
t
t
t
t
o
o
O
O
u
u
t
t
p
p
u
u
t
t
D
D
e
e
l
l
a
a
y
y
OUTFF
Global
Buffer
GBUFx
PIO
35 pF12 mA
Figure 51. Global Buffer clock to Output from output flip-flop, 12 mA driver.
Speed Grade All -25 -40
Description Symbol Device Min [1] Max Max
Units
ZE505 2.0 23.0 17.0 ns
ZE505 2.0 23.0 17.0 ns
ZE512 2.0 23.0 17.0 ns
Global Buffer (GBUFx) pad to output delay
using output flip-flop.
T
GPCO
ZE520
2.0 23.0 17.0 ns
Preliminary
Note 1:
Not tested. Guaranteed by design.
B
B
u
u
s
s
C
C
l
l
o
o
c
c
k
k
I
I
n
n
p
p
u
u
t
t
t
t
o
o
O
O
u
u
t
t
p
p
u
u
t
t
E
E
n
n
a
a
b
b
l
l
e
e
D
D
e
e
l
l
a
a
y
y
OEFF
GBUFx
PIO
35 pF
12 mA
Global
Buffer
Figure 52. Bus Clock to Output from output flip-flop, 12 mA driver.
Speed Grade All -25 -40
Description Symbol Device Min [1] Max Max
Units
ZE502 2.0 18.0 13.5 ns
ZE505 2.0 18.0 13.5 ns
ZE512 2.0 18.0 13.5 ns
Bus Clock Input (BCLK/XTAL) pad to output
valid using output-enable flip-flop.
T
GPEO
ZE520
2.0 18.0 13.5 ns
ZE502 2.0 25.5 19.5 ns
ZE505 2.0 25.5 19.5 ns
ZE512 2.0 25.5 19.5 ns
Bus Clock Input (BCLK/XTAL) pad to output
high-impedance (hi-Z) using output-enable
flip-flop.
T
GPEZ
ZE520
2.0 25.5 19.5 ns
Preliminary
Note 1:
Not tested. Guaranteed by design.