Specifications

Zylogic ZE5 Configurable System-on-Chip Platform
www.Zylogic.com.cn 48
Configuration Register Unit (CRU)
The Configuration Register Unit (CRU) contains
the control registers for functions within the Zylogic
ZE5 configurable system-on-chip. For most appli-
cations, the CRU registers occupy the upper 256
bytes of external data space.
Table 24 shows the functions controlled by the
CRU registers. Unused locations have no function
and are not RAM locations.
System Initialization
Like most processors, the Zylogic ZE5 requires
initialization data to configure programmable op-
tions available within the device before it becomes
functional. The Zylogic ZE5 offers four different
system initialization options to best fit various tar-
get applications, as shown in Table 25. Both ac-
tive and passive initialization methods are avail-
able.
In active initialization modes, the Zylogic ZE5 pro-
vides the control signals, directing data transfers
and controlling external devices.
In passive modes, an external controller directs
data transfers.
Table 25. Initialization Modes.
Initialization
Mode Method Data Source
Parallel Active
Byte-wide parallel
memory (FLASH)
Serial Active
Sequential-access
serial PROM
Secure Active
Battery-backed in-
ternal SRAM
JTAG Passive
Downloaded by in-
telligent host
through JTAG port
Table 24. Configuration Register Unit (CRU).
FF88h DMAP5_SRC DMAP5_CTL
FF80h
DMAP4_TAR_0
[7:0]
DMAP4_TAR_1
[15:8]
DMAP4_TAR_2
[23:16]
DMAP4_SRC DMAP4_CTL
DMAP5_TAR_0
[7:0]
DMAP5_TAR_1
[15:8]
DMAP5_TAR_2
[23:16]
FF78h
FF70h
FF68h
FF60h
PROTECT SECURITY PWDSEL PORCTRL
FF58h
FF50h
FF48h
DMACRC_0
[7:0]
DMACRC_1
[15:8]
FF40h
DMACADR1_1
[15:8]
DMACADR1_2
[23:16]
DMACADR1_3
[31:24]
DMACCNT1_0
[7:0]
DMACCNT1_1
[15:8]
DMACCNT1_2
[23:16]
DMAPREQ1_0
[7:0]
DMAPREQ1_1
[15:8]
FF38h
DMASCNT1_0
[7:0]
DMASCNT1_1
[15:8]
DMASCNT1_2
[23:16]
DMACTRL1_0
[7:0]
DMACTRL1_1
[15:8]
DMAEINT1 DMAINT1
DMACADR1_0
[7:0]
FF30h
DMACCNT0_1
[15:8]
DMACCNT0_2
[23:16]
DMAPREQ0_0
[7:0]
DMAPREQ0_1
[15:8]
DMASADR1_0
[7:0]
DMASADR1_1
[15:8]
DMASADR1_2
[23:16]
DMASADR1_3
[31:24]
FF28h
DMACTRL0_1
[15:8]
DMAEINT0 DMAINT0
DMACADR0_0
[7:0]
DMACADR0_1
[15:8]
DMACADR0_2
[23:16]
DMACADR0_3
[31:24]
DMACCNT0_0
[7:0]
FF20h
DMASADR0_0
[7:0]
DMASADR0_1
[15:8]
DMASADR0_2
[23:16]
DMASADR0_3
[31:24]
DMASCNT0_0
[7:0]
DMASCNT0_1
[15:8]
DMASCNT0_2
[23:16]
DMACTRL0_0
[7:0]
FF18h
DMAP2_CTL DMAP3_TAR DMAP3_SRC DMAP3_CTL
FF10h
DMAP1_TAR_1
[15:8]
DMAP1_TAR_2
[23:16]
DMAP1_SRC DMAP1_CTL
DMAP2_TAR_0
[7:0]
DMAP2_TAR_1
[15:8]
DMAP2_TAR_2
[23:16]
DMAP2_SRC
FF08h
CMAP2_TAR_0
[7:0]
CMAP2_TAR_1
[15:8]
CMAP2_TAR_2
[23:16]
CMAP2_SRC CMAP2_CTL CMAP2_ALT DMAP0_TAR
DMAP1_TAR_0
[7:0]
FF00h
CMAP0_TAR CMAP0_ALT
CMAP1_TAR_0
[7:0]
CMAP1_TAR_1
[15:8]
CMAP1_TAR_2
[23:16]
CMAP1_SRC CMAP1_CTL CMAP1_ALT
Unused location, not RAM.