Specifications

21 www.zylogic.com.cn
Timer 1 external input T1
External I/O for Timer 2 T2
Timer/Counter 2 capture/reload
trigger or an additional external
interrupt source if Timer 2 baud-
rate generator unused
T2EX
External Interrupt 0 INTR0
External Interrupt 1 INTR1
High-Priority Interrupt HPINT
Serial port receive data input.
Used in modes 1, 2, and 3.
RXDIN
Serial port receiver output.
Used in serial port mode 0 for
shift clock.
RXDOUT
Serial port transmit data TXD
Application reset from CSL ma-
trix (RSTC), inverted polarity
from the original 8032
RST-
Signal from the 8032 to the CSL
matrix (CPURST). Indicates
that the 8032 was reset for any
reason, including the watchdog
timer.
(no 8032
equivalent
signal)
Output of the crystal oscillator
amplifier, distributed only to
CSL functions.
XTAL
On a traditional 8032, some of the microcontroller's
PIO pins have shared functionality. For example,
the Timer 0 External Input, T0, typically shares a
PIO pin on Port 3 (P3.4). On the ZE5, however,
these processor-specific signals can connect to
any PIO pin and even to functions implemented
entirely within the Configurable System Logic (CSL)
matrix.
The side-band signals for the ZE5 CSoC device
family are shown in Table 5.