Datasheet

DS12110 Rev 5 97/231
STM32H743xI Electrical characteristics
199
6.1.6 Power supply scheme
Figure 14. Power supply scheme
1. N corresponds to the number of VDD pins available on the package.
2. A tolerance of +/- 20% is acceptable on decoupling capacitors.
Caution: Each power supply pair (V
DD
/V
SS
, V
DDA
/V
SSA
...) must be decoupled with filtering ceramic
capacitors as shown above. These capacitors must be placed as close as possible to, or
below, the appropriate pins on the underside of the PCB to ensure good operation of the
06Y9
%.83
,2V
9''GRPDLQ
$QDORJGRPDLQ
&RUHGRPDLQ9
&25(

%DFNXSGRPDLQ
'GRPDLQ
6\VWHP
ORJLF
(;7,
3HULSKHUDOV
5$0
'GRPDLQ
&38SHULSKHUDOV
5$0
/HYHOVKLIWHU
23$03
&RPSDUDWRU
9ROWDJH
UHJXODWRU
$'&'$&
)ODVK
'GRPDLQ
SHULSKHUDOV
5$0
3RZHU
VZLWFK
3RZHUVZLWFK
9
&$3
9
66
9
''/'2
9
%$7
9
''$
9
5()
9
5()
9
66$
%DFNXS
UHJXODWRU
9
''
%DFNXS
5$0
3RZHUVZLWFK
+6,&6,
+6,
+6(3//V
,2V
3RZHU
VZLWFK
86%
UHJXODWRU
9
''86%
9
''86%
9
66
9
66
9
66
5()B%8)
9
66
,2
ORJLF
9
5()
86%
,2V
9
66
9
6:
/6,/6(
57&:DNHXS
ORJLFEDFNXS
UHJLVWHUV
5HVHW
,2
ORJLF
9
%.3
9%$7
FKDUJLQJ
9
5()
9
''$
9
%$7
WR9
[)
1

[Q)
[)
Q)
Q)[)
)
Q)
9
''
9
''/'2
Q)[)
9
5()
9
''86%
9
''86%