Datasheet

DS12110 Rev 5 21/231
STM32H743xI Functional overview
47
The V
CORE
domain is split into the following power domains that can be independently
switch off.
– D1 domain containing some peripherals and the Cortex
®
-M7 core.
– D2 domain containing a large part of the peripherals.
– D3 domain containing some peripherals and the system control.
During power-up and power-down phases, the following power sequence requirements
must be respected (see Figure 2):
 When
V
DD
is below 1 V, other power supplies (V
DDA
, V
DD33USB
, V
DD50USB
) must
remain below V
DD
+ 300 mV.
 When V
DD
is above 1 V, all power supplies are independent.
During the power-down phase, V
DD
can temporarily become lower than other supplies only
if the energy provided to the microcontroller remains below 1 mJ. This allows external
d
ecoupling capacitors to be discharged with different time constants during the power-down
transient phase.
Figure 2. Power-up/power-down sequence
1. V
DDx
refers to any power supply among V
DDA
, V
DD33USB
, V
DD50USB
.
06Y9


9
%25

2SHUDWLQJPRGH3RZHURQ 3RZHUGRZQ WLPH
9
9
'';

9
''
,QYDOLGVXSSO\DUHD 9
'';
9
''
P9
9
'';
LQGHSHQGHQWIURP9
''