Datasheet

DS12110 Rev 5 197/231
STM32H743xI Electrical characteristics
199
Figure 62. Ethernet MII timing diagram
6.3.33 JTAG/SWD interface characteristics
Unless otherwise specified, the parameters given in Table 114 and Table 115 for JTAG/SWD
are derived from tests performed under the ambient temperature, f
rcc_c_ck
frequency and
V
DD
supply voltage summarized in Table 23: General operating conditions, with the
following configuration:
 Output speed
is set to OSPEEDRy[1:0] = 0x10
 Capacitive load C=30 pF
 Measurement points are done at CMOS levels: 0.5V
DD
Refer to Section 6.3.15: I/O port characteristics for more details on the input/output
characteristics.
Table 113. Dynamics characteristics:
Ethernet MAC signals for MII
(1)
1. Guaranteed by characterization results.
Symbol Parameter Min Typ Max Unit
t
su(RXD)
Receive data setup time 2 - -
ns
t
ih(RXD)
Receive data hold time 3 - -
t
su(DV)
Data valid setup time 1.5 - -
t
ih(DV)
Data valid hold time 1 - -
t
su(ER)
Error setup time 1.5 - -
t
ih(ER)
Error hold time 0.5 - -
t
d(TXEN)
Transmit enable valid delay time 4.5 6.5 11
t
d(TXD)
Transmit data valid delay time 7 7.5 15
DLE
0,,B5;B&/.
0,,B5;'>@
0,,B5;B'9
0,,B5;B(5
W
G7;(1
W
G7;'
W
VX5;'
W
VX(5
W
VX'9
W
LK5;'
W
LK(5
W
LK'9
0,,B7;B&/.
0,,B7;B(1
0,,B7;'>@