Datasheet

DS12110 Rev 5 191/231
STM32H743xI Electrical characteristics
199
Figure 55. MDIO Slave timing diagram
SD/SDIO MMC card host interface (SDMMC) characteristics
Unless otherwise specified, the parameters given in Table 107 for the SDIO/MMC interface
are derived from tests performed under the ambient temperature, f
PCLK2
frequency and V
DD
supply voltage conditions summarized in Table 23: General operating conditions, with the
following configuration:
Output speed
is set to OSPEEDRy[1:0] = 11
Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5V
DD
I/O compensation cell enabled
HSLV activated when VDD 2.7 V
Refer to Section 6.3.15: I/O port characteristics for more details on t
he input/output
characteristics.
06Y9
W
VX0',2
W
0'&
W
K0',2
W
G0',2
Table 107. Dynamic characteristics: SD / MMC characteristics, V
DD
=2.7V to 3.6V
(1)(2)
Symbol Parameter Conditions Min Typ Max Unit
f
PP
Clock frequency in data transfer mode - 0 - 125 MHz
t
W(CKL)
Clock low time
f
PP
=50 MHz
9.5 10.5 -
ns
t
W(CKH)
Clock high time 8.5 9.5 -
CMD, D inputs (referenced to CK) in MMC and SD HS/SDR/DDR mode
t
ISU
Input setup time HS
f
PP
50 MHz
2--
nst
IH
Input hold time HS 1.5 - -
t
IDW
(3)
Input valid window (variable window) 3 - -
CMD, D outputs (referenced to CK) in MMC and SD HS/SDR/DDR mode
t
OV
Output valid time HS
f
PP
50 MHz
-3.55
ns
t
OH
Output hold time HS 2 - -