Datasheet
DS12110 Rev 5 151/231
STM32H743xI Electrical characteristics
199
Figure 30. Synchronous non-multiplexed PSRAM write timings
069
)0&B&/.
)0&B1([
)0&B$>@
)0&B1:(
)0&B'>@
' '
)0&B1:$,7
:$,7&)* E:$,732/E
W
Z&/.
W
Z&/.
'DWDODWHQF\
W
G&/./1([/
W
G&/.+1([+
W
G&/./$9
W
G&/.+$,9
W
G&/.+1:(+
W
G&/./1:(/
W
G&/./'DWD
W
VX1:$,79&/.+
W
K&/.+1:$,79
)0&B1$'9
W
G&/./1$'9/
W
G&/./1$'9+
W
G&/./'DWD
)0&B1%/
W
G&/.+1%/+
Table 75. Synchronous non-multiplexed PSRAM write timings
(1)
Symbol Parameter Min Max Unit
t
(CLK)
FMC_CLK period 2T
fmc_ker_ck
− 1 -
ns
t
d(CLKL-NExL)
FMC_CLK low to FMC_NEx low (x=0..2) - 2
t
(CLKH-NExH)
FMC_CLK high to FMC_NEx high (x= 0…2) T
fmc_ker_ck
+ 0.5 -
t
d(CLKL-NADVL)
FMC_CLK low to FMC_NADV low - 0.5
t
d(CLKL-NADVH)
FMC_CLK low to FMC_NADV high 0 -
t
d(CLKL-AV)
FMC_CLK low to FMC_Ax valid (x=16…25) - 2
t
d(CLKH-AIV)
FMC_CLK high to FMC_Ax invalid (x=16…25) T
fmc_ker_ck
-
t
d(CLKL-NWEL)
FMC_CLK low to FMC_NWE low - 1.5
t
d(CLKH-NWEH)
FMC_CLK high to FMC_NWE high T
fmc_ker_ck
+ 1 -
t
d(CLKL-Data)
FMC_D[15:0] valid data after FMC_CLK low - 3.5
t
d(CLKL-NBLL)
FMC_CLK low to FMC_NBL low - 2
t
d(CLKH-NBLH)
FMC_CLK high to FMC_NBL high T
fmc_ker_ck
+ 1 -
t
su(NWAIT-CLKH)
FMC_NWAIT valid before FMC_CLK high 2 -
t
h(CLKH-NWAIT)
FMC_NWAIT valid after FMC_CLK high 2 -
1. Guaranteed by characterization results.