Datasheet

Electrical characteristics STM32H743xI
144/231 DS12110 Rev 5
Figure 26. Asynchronous multiplexed PSRAM/NOR write waveforms
1%/
'DWD
)0&B 1([
)0&B 1%/>@
)0&B $'>@
W
Y%/B1(
W
K'DWDB1:(
)0&B12(
$GGUHVV
)0&B $>@
W
Y$B1(
W
Z1:(
)0&B1:(
W
Y1:(B1(
W
K1(B1:(
W
K$B1:(
W
K%/B1:(
W
Y$B1(
W
Z1(
069
$GGUHVV
)0&B1$'9
W
Y1$'9B1(
W
Z1$'9
W
Y'DWDB1$'9
W
K$'B1$'9
)0&B1:$,7
WVX1:$,7B1(
WK1(B1:$,7
Table 70. Asynchronous multiplexed PSRAM/NOR write timings
(1)
Symbol Parameter Min Max Unit
t
w(NE)
FMC_NE low time 4T
fmc_ker_c
− 14T
fmc_ker_ck
ns
t
v(NWE_NE)
FMC_NEx low to FMC_NWE low T
fmc_ker_c
− 1T
fmc_ker_ck
+ 0.5
t
w(NWE)
FMC_NWE low time 2T
fmc_ker_ck
− 0.5 2T
fmc_ker_ck
+ 0.5
t
h(NE_NWE)
FMC_NWE high to FMC_NE high hold time T
fmc_ker_ck
− 0.5 -
t
v(A_NE)
FMC_NEx low to FMC_A valid - 0
t
v(NADV_NE)
FMC_NEx low to FMC_NADV low 0 0.5
t
w(NADV)
FMC_NADV low time T
fmc_ker_ck
T
fmc_ker_ck
+ 1
t
h(AD_NADV)
FMC_AD(address) valid hold time after FMC_NADV high T
fmc_ker_ck
+0.5 -
t
h(A_NWE)
Address hold time after FMC_NWE high T
fmc_ker_ck
+0.5 -
t
h(BL_NWE)
FMC_BL hold time after FMC_NWE high T
fmc_ker_ck
− 0.5 -
t
v(BL_NE)
FMC_NEx low to FMC_BL valid - 0.5
t
v(Data_NADV)
FMC_NADV high to Data valid - T
fmc_ker_ck
+ 2
t
h(Data_NWE)
Data hold time after FMC_NWE high T
fmc_ker_ck
+0.5 -
1. Guaranteed by characterization results.