Datasheet

DS12110 Rev 5 141/231
STM32H743xI Electrical characteristics
199
Figure 24. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms
1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.
1%/
'DWD
)0&B1([
)0&B1%/>@
)0&B'>@
W
Y%/B1(
W
K'DWDB1:(
)0&B12(
$GGUHVV
)0&B$>@
W
Y$B1(
W
Z1:(
)0&B1:(
W
Y1:(B1(
W
K1(B1:(
WK$B1:(
W
K%/B1:(
W
Y'DWDB1(
W
Z1(
069
)0&B1$'9

W
Y1$'9B1(
W
Z1$'9
)0&B1:$,7
WVX1:$,7B1(
WK1(B1:$,7
Table 66. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings
(1)
Symbol Parameter Min Max Unit
t
w(NE)
FMC_NE low time 3T
fmc_ker_ck
− 13T
fmc_ker_ck
ns
t
v(NWE_NE)
FMC_NEx low to FMC_NWE low T
fmc_ker_ck
T
fmc_ker_ck
+ 1
t
w(NWE)
FMC_NWE low time T
fmc_ker_ck
− 0.5 T
fmc_ker_ck
+ 0.5
t
h(NE_NWE)
FMC_NWE high to FMC_NE high hold time T
fmc_ker_ck
-
t
v(A_NE)
FMC_NEx low to FMC_A valid - 2
t
h(A_NWE)
Address hold time after FMC_NWE high T
fmc_ker_ck
− 0.5 -
t
v(BL_NE)
FMC_NEx low to FMC_BL valid - 0.5
t
h(BL_NWE)
FMC_BL hold time after FMC_NWE high T
fmc_ker_ck
− 0.5 -
t
v(Data_NE)
Data to FMC_NEx low to Data valid - T
fmc_ker_ck
+ 2.5
t
h(Data_NWE)
Data hold time after FMC_NWE high T
fmc_ker_ck
+0.5 -
t
v(NADV_NE)
FMC_NEx low to FMC_NADV low - 0
t
w(NADV)
FMC_NADV low time - T
fmc_ker_ck
+ 1
1. Guaranteed by characterization results.