Datasheet

DS12110 Rev 5 137/231
STM32H743xI Electrical characteristics
199
6.3.16 NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, R
PU
(see Table 59: I/O static characteristics).
Unless otherwise specified, th
e parameters given in Table 63 are derived from tests
performed under the ambient temperature and V
DD
supply voltage conditions summarized
in Table 23: General operating conditions.
Figure 22. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the V
IL(NRST)
max level specified in
Table 63. Otherwise the reset is not taken into account by the device.
Table 63. NRST pin characteristics
Symbol Parameter Conditions Min Typ Max Unit
R
PU
(2)
Weak pull-up equivalent
resistor
(1)
1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum (~10% order).
V
IN
= V
SS
30 40 50
㏀
V
F(NRST)
(2)
2. Guaranteed by design.
NRST Input filtered pulse 1.71 V < V
DD
< 3.6 V - - 50
ns
V
NF(NRST)
(2)
NRST Input not filtered pulse
1.71 V < V
DD
< 3.6 V 300 - -
1.62 V < V
DD
< 3.6 V 1000 - -
DLG
670
5
38
1567

9
''
)LOWHU
,QWHUQDO5HVHW
)
([WHUQDO
UHVHWFLUFXLW
