Data Sheet

© 1983 Fairchild Semiconductor Corporation www.fairchildsemi.com
MM74HC595 • Rev. 1.0.2 13
MM74HC595 — 8-Bit Shift Register with Output Latches
Physical Dimensions
16
9
81
NOTES: UNLESS OTHERWISE SPECIFIED
A
THIS PACKAGE CONFORMS TO
JEDEC MS-001 VARIATION BB
B) ALL DIMENSIONS ARE IN MILLIMETERS.
D) CONFORMS TO ASME Y14.5M-1994
E) DRAWING FILE NAME: N16EREV1
19.68
18.66
6.60
6.09
C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR PROTRUSIONS
3.42
3.17
3.81
2.92
(0.40)
2.54
17.78
0.58
0.35
1.78
1.14
5.33 MAX
0.38 MIN
8.13
7.62
0.35
0.20
15
0
8.69
A
A
TOP VIEW
SIDE VIEW
Figure 7. 16-Lead, Plastic Dual In-Line Package (PDIP), JEDEC MS-001, 0.300 Inch Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically
the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
.