Data Sheet

© 2012 Fairchild Semiconductor Corporation www.fairchildsemi.com
FLS0116 Rev. 1.0.2 12
FLS0116 MOSFET Integrated Smart LED Lamp Driver IC with PFC Function
Physical Dimensions
FRONT VIEW
SEE DETAIL A
SEATING PLANE
GAGE PLANE
x 45°
DETAIL A
SCALE: 2:1
0.25
0.19
0.36
0.50
0.25
R0.10
R0.10
0.90
0.406
(1.04)
OPTION A - BEVEL EDGE
OPTION B - NO BEVEL EDGE
NOTES:
A) THIS PACKAGE DOES NOT FULLY CONFORMS
TO JEDEC MS-012 VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
FLASH OR BURRS.
D) DRAWING FILENAME : M07Brev3
LAND PATTERN RECOMMENDATION
C
4
7
1
B
5
A
0.65TYP
1.75TYP
1.27
6.20
5.80
3.81
4.00
3.80
5.00
4.80
(0.33)
1.27
0.51
0.33
0.25
0.10
1.75 MAX
6
2
3
0.25 C B A
PIN #1
TOP VIEW
3.85
7.35
3.81
0.10
C
Figure 28. 7-Lead, Small-Outline Integrated Circuit (SOIC), JEDEC MS-012, .150-Inch Narrow Body
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically
the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.