Data Sheet

FDMS6681Z P-Channel PowerTrench
®
MOSFET
www.onsemi.com
6
Dimensional Outline and Pad Layout
C
L
L
C
PKG
PKG
5.20
4.80
6.25
5.90
TOP VIEW
SIDE VIEW
14
8
5
A
B
NOTES: UNLESS OTHERWISE SPECIFIED
A. PACKAGE STANDARD REFERENCE: JEDEC MO-240,
ISSUE A, VAR. AA, DATED OCTOBER 2002.
B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
C.
A
LL DIMENSIONS ARE IN MILLIMETERS.
D.
DI
MENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
E. IT IS RECOMMENDED TO HAVE NO TRACES OR
V
IAS WITHIN THE KEEP OUT AREA.
F. D
RAWING FILE NAME: PQFN08AREV8
5.85
5.65
5.00
4.80
OPTIONAL DRAFT
ANGLE MAY APPEAR
ON FOUR SIDES
OF THE PACKAGE
(0.50)
(3.40)
(0.52)
SEE
DETAIL C
BOTTOM VIEW
0.35
0.15
C
SEATING
PLANE
DETAIL C
SCALE: 2:1
0.05
0.00
12 3
4
876
5
0.76
0.44
0.51
0.31
(8X)
3.81
0.35
0.15
0.30
0.06
SEE
DETAIL B
DETAIL B
SCALE: 2:1
(0.34)
1.27
0.10 C A B
4.22
3.99
3.96
3.61
3.78
3.38
0.64
0.34
0.08 C
0.10 C
1.10
0.90
8X
(0.30)
(2X)
1.27
3.81
1.27
6.61
3.91
4.52
1.27
1234
8
567
LAND PATTERN
RECOMMENDATION
0.77
0.61
KEEP OUT
AREA
5.10
3.75
0.64
Package drawings are provided as a service to customers considering ON Semiconductor components
. Drawings may change in
any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to
verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor’s worldwide terms
and conditions, specifically the warranty therein, which covers ON Semiconductor products.