Figure 32. Test clock input timing
J7
J9
J5
J6
Input data valid
Output data valid
TCLK
Data inputs
Data outputs
Data outputs
J8
Figure 33. Boundary scan (JTAG) timing
Debug modules
S32K1xx Data Sheet, Rev. 4, 06/2017
NXP Semiconductors
Preliminary
59
