Datasheet

ManualsBrandsNXP ManualsDevelopment Boards & KitsEvaluation and Development Board for Application Prototyping and Demonstration

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

Ambient Temperature (°C)

VLPS (μA)

2, 3

VLPR

(mA)

STOP1

(mA)

STOP2

(mA)

RUN@48

MHz (mA)

RUN@64 MHz

(mA)

RUN@80 MHz

(mA)

HSRUN@112

MHz (mA)

Idd/MH

z (μA/

MHz)

85 Typ 150 159 1.72 1.85 7.2 8.1 20.4 27.1 26.1 33.5 30.5 40 43.9 56.1 381

Max 359 384 2.60 2.65 8.3 9.2 21.9 28.5 27.8 34.4 32.9 41.5 45.5 57.5 411

105 Typ 256 273 1.80 2.10 7.8 8.5 20.6 27.4 26.6 33.8 31.2 40.5 44.8 57.1 390

Max 850 900 2.65 2.70 10.3 10.6 22.7 30 28.3 36.5 33.4 43.3 47.9 61.3 418

125 Max 1960 1998 3.18 3.25 12.2 13 25.3 32.7 35 39.8 37.1 46.5 NA NA 464

S32K146

25 Typ 40 55 5 6 15 20 TBD TBD TBD TBD TBD TBD TBD TBD TBD

105 Typ TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD

Max TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 95 110 TBD

125 Max TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 70 80 NA NA TBD

S32K148

7, 8

25 Typ 40 60 5 6 15 20 TBD TBD TBD TBD TBD TBD TBD TBD TBD

105 Typ TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD

Max TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 120 125 TBD

125 Max TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD 100 110 NA NA TBD

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration.

2. This is an average based on the use case described in the Comparator section, whereby the analog sampling is taking place periodically, with a mechanism to only

enable the DAC as required. The numbers quoted assumes that only a single ANLCMP is active and the others are disabled

3. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.

4. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

5. Values mentioned are measured at 25 ℃ at RUN@80 MHz with peripherals disabled.

6. With PMC_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.

7. Above S32K148 data is preliminary targets only

8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are active. If the same configuration is selected as per the S32K144, then the two devices will have

very similar IDD.

General

S32K1xx Data Sheet, Rev. 4, 06/2017

NXP Semiconductors

Preliminary