Datasheet

i.MX RT1015 Crossover Processors Data Sheet for Consumer Products, Rev. 0.1, 03/2019

32 NXP Semiconductors

Electrical characteristics

4.4.2 WDOG reset timing parameters

Figure 8 shows the WDOG reset timing and Table 27 lists the timing parameters.

Figure 8. WDOGn_B timing diagram

NOTE

RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or

approximately 30

s.

NOTE

WDOGn_B output signals (for each one of the Watchdog modules) do not

have dedicated pins, but are muxed out through the IOMUX. See the IOMUX

manual for detailed information.

4.4.3 SCAN JTAG Controller (SJC) timing parameters

Figure 9 depicts the SJC test clock input timing. Figure 10 depicts the SJC boundary scan timing.

Figure 11 depicts the SJC test access port. Signal parameters are listed in Table 28.

Figure 9. Test clock input timing diagram

Table 27. WDOGn_B timing parameters

ID Parameter Min Max Unit

CC3 Duration of WDOGn_B Assertion 1 —

RTC_XTALI cycle

WDOGn_B

CC3

(Output)

JTAG_TCK

(Input)

VIH

VIL

SJ1

SJ2

SJ3