Datasheet

Electrical characteristics
i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Industrial Products, Rev. 0, 01/2018
NXP Semiconductors 47
Figure 20. Command Latch cycle timing diagram
Figure 21. Address Latch cycle timing diagram
Figure 22. Write Data Latch cycle timing diagram
Figure 23. Read Data Latch cycle timing diagram (Non-EDO Mode)




ŽŵŵĂŶĚ





.!.$?#,%
.!.$?#%?"
.!.$?7%?"
.!.$?!,%
.!.$?$!4!XX

E&ϴ E&ϵ
E&ϳ
E&ϲ
E&ϱ
E&Ϯ
E&ϭ
E&ϯ
E&ϰ




ĚĚƌĞƐƐ
E&ϭϬ
E&ϭϭ

E&ϵE&ϴ
E&ϳ

E&ϲ

E&ϱ

E&ϭ

E&ϯ

.!.$?#,%
.!.$?#%?"
.!.$?7%?"
.!.$?!,%
EEͺddždž




ĂƚĂƚŽE&
E&ϭϬ
E&ϭϭ

E&ϳ


E&ϲ
E&ϱ

E&ϭ

E&ϯ

.!.$?#,%
.!.$?#%?"
.!.$?7%?"
.!.$?!,%
.!.$?$!4!XX
E&ϵ
E&ϴ





ĂƚĂĨƌŽŵE&
E&ϭϰ
E&ϭϱ

E&ϭϳ
E&ϭϲ
E&ϭϮ

E&ϭϯ

.!.$?#,%
.!.$?#%?"
.!.$?2%?"
.!.$?2%!$9?"
.!.$?$!4!XX