Datasheet

i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Industrial Products, Rev. 0, 01/2018
46 NXP Semiconductors
Electrical characteristics
Figure 18. RGMII receive signal timing diagram original
Figure 19. RGMII receive signal timing diagram with internal delay
3.9.4 General-purpose media interface (GPMI) timing
The GPMI controller of the i.MX 8M Dual / 8M QuadLite / 8M Quad is a flexible interface NAND Flash
controller with 8-bit data width, up to 200 MB/s I/O speed and individual chip select.
It supports Asynchronous Timing mode, Source Synchronous Timing mode and Toggle Timing mode
separately, as described in the following subsections.
3.9.4.1 Asynchronous mode AC timing (ONFI 1.0 compatible)
Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The
maximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 20 through Figure 23
depicts the relative timing between GPMI signals at the module level for different operations under
Asynchronous mode. Table 46 describes the timing parameters (NF1–NF17) that are shown in the figures.
2'-))?28#ATTRANSMITTER
2'-))?28$NNTO
2'-))?28?#4,
2'-))?28#ATRECEIVER
4SKEW4
28$6 28%22
4SKEW2
2'-))?28#SOURCEOFDATA
2'-))?28$NNTO
2'-))?28?#4,
2'-))?28#ATRECEIVER
)NTERNALDELAY
4SETUP4
4HOLD4
4SETUP2
4HOLD2
28$6 28%22