Datasheet

LPC55S6x All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2019. All rights reserved.
Product data sheet Rev. 1.0 — 26 February 2019 47 of 123
NXP Semiconductors
LPC55S6x
32-bit ARM Cortex-M33 microcontroller
7.21.4 Brownout detection
The LPC55S6x includes a monitor for the voltage level on the V
DD
pin. If this voltage falls
below a fixed level, the BOD sets a flag that can be polled or cause an interrupt. In
addition, a separate threshold level can be selected to cause chip reset.
Fig 6. Clock generation (Part 2 of 2)
)5*&75/>@
)OH[FRPPFORFN
VHOHFW
)&&/.6(/>@
SOOBFONBGLY
IURBP
IURBKIBGLY
PDLQBFON
)UDFWLRQDO5DWH
'LYLGHU)5*
IURBP
&7LPHUFORFNVHOHFW
&7,0(5&/.6(/>@
WR&7LPHU
PDLQBFON
NBRVF
3//
6HWWLQJV
3//
SOOBFON
IURBP
IURBP





FONBLQ
NBRVF
³QRQH´
3//FORFNVHOHFW
3//&/.6(/>@
2QHSHU)OH[FRPP
PFONBLQRQO\FRQQHFWHGLI,6LVSUHVHQWLQWKDW)OH[FRPPWKH
+LJK6SHHG63,KDVWKHVDPHFORFNLQJZLWKRXWPFONBLQRU)5*
WR)&/.RI
)OH[FRPP>Q@








QRQH
PFONBLQ
IURBKI
PFONBLQ
QRQH
SOOBFON
2QHSHU&7LPHU
IURBP
NBRVF
7UDFH&ORFN6HOHFW
75$&(&/.6(/>@
WR7UDFH&ORFN
IRU6:2
IURBP
NBRVF
QRQH




75$&(&/.',9
7UDFH&ORFN
'LYLGHU
6\VWLFN&ORFN6HOHFW
6<67,&.&/.6(/>@
WR6\VWHP
7LFN7LPHU
IURBP
NBRVF
QRQH




6<67,&.&/.',9
6\VWLFN&ORFN
'LYLGHU
2QHSHU&38
PDLQBFON

6',2FORFNVHOHFW
6',2&/.6(/>@
6',2&/.',9
6',2&ORFN
'LYLGHU
WR6',2
IXQFWLRQFORFN
IURBKI
PDLQBFON





SOOBFON
SOOBFON
³QRQH´
&/.287VHOHFW
&/.2876(/>@
&/.287',9
&/.287
'LYLGHU
SOOBFON
NBRVF
IURBP
IURBKI
PDLQBFON
SOOBFON
QRQH








&/.287
FONBLQ
6&7FORFNVHOHFW
6&7&/.6(/>@
6&7&/.',9
6&7LPHU3:0
&ORFN'LYLGHU
WR6&7LPHU3:0
LQSXWFORFN






FONBLQ
PDLQBFON
SOOBFON
IURBKI
PFONBLQ
³QRQH´
PDLQBFON






