Datasheet

NXP Semiconductors
KTPF4210EPEVBUG
KITPF4210EPEVB evaluation board
KTPF4210EPEVBUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2018. All rights reserved.
User guide Rev. 1.0 — 8 February 2018
14 / 18
Figure 11. Evaluation board setup
Note: The KITPF4210EPEVB allows the selection of SW2 regulator output or an external
3.3 V LDO output as the VDDIO/I
2
C pull-up supply. By default, the SW2 regulator is the
source for the VDDIO supply (J46 = 3-4). If the SW2 regulator is to be set below 3.0 V,
then switch the 3.3 V LDO connection to VDDIO (J46 = 1-2).
6 Schematics, board layout and bill of materials
Board schematics, board layout and bill of materials are available in the download tab of
the tool summary page: http://www.nxp.com/KITPF4210EPEVB.