Datasheet

NXP Semiconductors
UM11193
KITFS85AEEVM evaluation board
UM11193 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved.
User manual Rev. 2.1 — 30 January 2019
13 / 52
Label Name Color Description
D3 LDO2 Green LDO2 On
D4 BUCK1 Green BUCK1 On
D6 BUCK2 Green BUCK2 On
D7 BUCK3 Green BUCK3 On
D8 VBOOST Green VBOOST On
D9 VPRE Green VPRE On
D11 DBG > 8.0 V Blue DBG pin voltage > 8.0 V (OTP programming)
D12 RSTB Red RSTb asserted (logic level = 0)
D13 INTB Red INTB asserted (logic level = 0)
D14 FS0B Red FS0B asserted (logic level = 0)
D15 P3V3_KL25 Green P3V3_KL25 On
D106 PGOOD Green PGOOD released
4.3.3 Connectors
Figure 14 shows the location of connectors on the board.
Figure 14. Evaluation board connector locations
4.3.3.1 VBAT connector (J1)
VBAT connects to the board through Phoenix connector (J1).
Table 4. V
BAT
Phoenix connector (J1)
Schematic label Signal name Description
J1-1 VBAT Battery voltage supply input
J1-2 GND Ground