Datasheet

ManualsBrandsNXP ManualsDevelopment Boards & KitsDevelopment Board for Kinetis Ultra-Low-Power KL82 MCUs

J11

J12

J11

J9

J10

Input data valid

Output data valid

Output data valid

SWD_CLK

SWD_DIO

SWD_DIO

SWD_DIO

SWD_DIO

Figure 22. Serial wire data timing

5.4.2

Clock modules

5.4.2.1 MCG specifications

Table 54. MCG specifications

Symbol Description Min. Typ. Max. Unit Notes

f

ints_ft

Internal reference frequency (slow clock) —

factory trimmed at nominal VDD and 25 °C

— 32.768 — kHz

f

ints_t

Internal reference frequency (slow clock) —

user trimmed

31.25 — 39.0625 kHz

I

ints

Internal reference (slow clock) current — 20 — µA

t

irefsts

[O: ] Internal reference (slow clock) startup time — 32 — µs

Δf

dco_res_t

Resolution of trimmed average DCO output

frequency at fixed voltage and temperature —

using SCTRIM and SCFTRIM

— ± 0.3 ± 0.6 %f

dco

1

Δf

dco_res_t

Resolution of trimmed average DCO output

frequency at fixed voltage and temperature —

using SCTRIM only

— ± 0.2 ± 0.5 %f

dco

1

Δf

dco_t

Total deviation of trimmed average DCO output

frequency over voltage and temperature

— ± 1 ± 2 %f

dco

1

Table continues on the next page...

Electrical characteristics

88

Kinetis KL82 Microcontroller, Rev. 3, 08/2016

NXP Semiconductors