Datasheet
Manuals
Brands
NXP Manuals
Development Boards & Kits
Development Board for Secure Gateway
51
52
53
54
55
56
57
58
59
60
TCK
1
2
2
3
3
Figure 27. JTAG test clock input timing
TCK
4
5
6
7
8
TMS, TDI
TDO
Figure 28. JTAG test access port timing
Debug specifications
MPC5748G Microcontroller Datasheet Data Sheet, Rev. 2, 05/2014.
56
Preliminary
Freescale Semiconductor, Inc.
1
...
...
54
55
56
57
58
...
...
67