Datasheet

MC68HC908GP20 — Rev 2.1 Advance Information
Freescale Semiconductor 97
If the external clock (CGMXCLK) is equal to or greater than 1 MHz,
CGMXCLK can be used as the clock source for the ADC. If CGMXCLK
is less than 1 MHz, use the PLL-generated bus clock as the clock
source. As long as the internal ADC clock is at approximately 1 MHz,
correct operation can be guaranteed.
1 = Internal bus clock
0 = External clock (CGMXCLK)
ADC input clock frequency
ADIV2 ADIV0–
----------------------------------------------------------------------- 1 M H z=