Datasheet

Analog Integrated Circuit Device Data
46 Freescale Semiconductor
10XSC425
The GCR register disables the overvoltage protection (D0). When this bits is [0], the overvoltage is enabled (default value).
6.4.2.5 Address 00111 — Calibration Register (CALR)
The CALR register allows the MCU to calibrate internal clock, as explained in Figure 13.
6.4.3 Serial Output Communication (Device Status Return Data)
When the CSB pin is pulled low, the output register is loaded. Meanwhile, the data is clocked out MSB- (OD15-) first, as the new
message data is clocked into the SI pin. The first sixteen bits of data clocking out of the SO, and following a CSB transition, is
dependent upon the previously written SPI word.
Any bits clocked out of the Serial Output (SO) pin after the first 16 bits will be representative of the initial message bits clocked
into the SI pin since the
CSB pin first transitioned to a logic [0]. This feature is useful for daisy chaining devices as well as message
verification.
A valid message length is determined following a CSB transition of [0] to [1]. If there is a valid message length, the data is latched
into the appropriate registers. A valid message length is a multiple of 16 bits. At this time, the SO pin is tri-stated and the fault
status register is now able to accept new fault status information.
SO data will represent information ranging from fault status to register contents, user selected by writing to the STATR bits OD4,
OD3, OD2, OD1, and OD0. The value of the previous bits SOA4 and SOA3 will determine which output the SO information
applies to for the registers, which are output specific; viz., Fault, PWMR, CONFR0, CONFR1, and OCR registers.
Note that the SO data will continue to reflect the information for each output (depending on the previous SOA4, SOA3 state) that
was selected during the most recent STATR write until changed with an updated STATR write.
The output status register correctly reflects the status of the STATR-selected register data at the time that the CSB is pulled to a
logic
[0] during SPI communication, and/or for the period of time since the last valid SPI communication, with the following
exception:
• The previous SPI communication was determined to be invalid. In this case, the status will be reported as though the invalid
SPI communication never occurred.
•The V
PWR
voltage is below 4.0 V, the status must be ignored by the MCU.
Table 21. CSNS Reporting Selection
TEMP_en (D5) CSNS_en (D4) CSNS reporting
0 0 CSNS tri-stated (default)
X 1 current recopy of selected output (D3:2] bits)
1 0 temperature on GND flag
Table 22. Output Current Recopy Selection
CSNS1 (D3) CSNS0 (D2) CSNS reporting
0 0 HS0 (default)
01 HS1
10 HS2
11 HS3