Datasheet
www.nxp.com
© 2011 NXP Semiconductors N.V.
All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The
information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and
may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof
does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Date of release: February 2011
Document order number: 9397 750 17063
Printed in the Netherlands
for`the`smart`card`operating`in`Clas s`A,`TDA8024`can`be`
used`when`a`minimum`voltage`of`4`V`is`prese nt`in`the`system,`
whereas`TDA8035`can`opera te`already`from`2.7`V.`The`price`
competitive`TDA8034`has`on ly`a`LDO`and`needs`a`5`V``
(-3%`to`+10%)`minimu m`supply`voltage.
NXP`has`shi pp ed`more`than`500`million`rea der`ICs`and`its`
product`architecture`has`bec ome`the`reference`standard`
across`the`ind ustry.`NXP’s`strength`in`cryptog raphy`and`
security`has`enabled`smartcard`readers`that`support`the`high`
data`rates`and`security`requir ed`by`advanced`applications.
Application example: STB Application example: TV
Selection guide
Feature Condition
TDA8024T or
TDA8024TT
TDA8034HN TDA8034T TDA8034AT TDA8035HN
Package SO28`or`TSSOP28 HVQFN24 SO16 SO16 HVQFN32
Smartcard`supply`voltage 5,`3`V 5,`3,1.8`V 5,`3`V 5,`3`V 5, 3,1.8 V
Power`block`type DC/DC LDO LDO LDO DC/DC
Supply`voltage`(power)`V
DDP
V
cc`
=`5`V`±5%
4`to`6.5`V 4.85`to`5.5`V 4.85`to`5.5`V 4.85`to`5.5`V 2.7 to 5.5 V
I
cc`
=`80`mA
V
cc
`=`5`V`±5%
3.3`to`6.5`V 4.85`to`5.5`V 4.85`to`5.5`V 4.85`to`5.5`V 2.7 to 5.5 V
I
cc
`=`30`mA
Supply`voltage`(interface`V
DDI
) 2.7`to`6.5`V 1.6`to`3.6`V 1.6`to`3.6`V 1.6`to`3.6`V 1.6 to 3.6 V
Supply`voltage`(interface`&`or`digital)`V
DD
2.7`to`6.5`V 2.7`to`3.6`V 2.7`to`3.6`V 2.7`to`3.6`V NA
Supervision`of`supplies V
DD
V
DDI
`&`V
DD
V
DDI
`&`V
DD
V
DDI
`&`V
DD
V
DDI
, V
DD
Number`of`bidirectional`IO`lines 3 3 1 1 3
Number`of`presence`detection`pins 2`(PRES`&`PRESN) 1`(PRESN) 1`(PRESN) 1`(PRESN) 1 (PRESN)
Clock`source XTAL`or`external XTAL`or`external XTAL`or`external XTAL`or`external XTAL or external
Clock`division`ratio 1/2/4/8 1/2/4/8 2/4 1/2 1/2/4/8
Automatic`shutdown`mode no yes yes yes yes
RST`enabled`in`the`activation`sequence activation`sequence,`t5 220`µs`max
3.4`ms`
(wake-up`time)
3.4`ms`
(wake-up`time)
3.4`ms`
(wake-up`time)
3.4 ms
(wake-up time)
PORadj`pin yes yes no no yes
NDS`certication yes yes no no yes
EMV4.2`compliance
yes`with`lter`on`
I/O`line
yes yes yes yes