Datasheet

PCA9543A_43B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 8 — 3 April 2014 17 of 28
NXP Semiconductors
PCA9543A/43B
2-channel I
2
C-bus switch with interrupt logic and reset
Fig 15. Definition of timing on the I
2
C-bus
t
SP
t
BUF
t
HD;STA
PP S
t
LOW
t
r
t
HD;DAT
t
f
t
HIGH
t
SU;DAT
t
SU;STA
Sr
t
HD;STA
t
SU;STO
SDA
SCL
002aaa986
0.7 × V
DD
0.3 × V
DD
0.7 × V
DD
0.3 × V
DD
Fig 16. Definition of RESET timing
SDA
SCL
002aac549
50 %
30 %
50 % 50 %
t
REC;STA
t
w(rst)L
RESET
START
t
rst
ACK or read cycle
Rise and fall times refer to V
IL
and V
IH
.
Fig 17. I
2
C-bus timing diagram
002aab175
protocol
START
condition
(S)
bit 7
MSB
(A7)
bit 6
(A6)
bit 0
(R/W)
acknowledge
(A)
STOP
condition
(P)
SCL
SDA
t
HD;STA
t
SU;DAT
t
HD;DAT
t
f
t
BUF
t
SU;STA
t
LOW
t
HIGH
t
VD;ACK
t
SU;STO
1 / f
SCL
t
r
t
VD;DAT
0.3 × V
DD
0.7 × V
DD
0.3 × V
DD
0.7 × V
DD