Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsInterface ICsInterface IC - I/O extensions POR I²C, SMBus 400 kHz HWQFN 24

1. General description

The PCA9535A is a low-voltage 16-bit General Purpose Input/Output (GPIO) expander

with interrupt and reset for I

C-bus/SMBus applications. NXP I/O expanders provide a

simple solution when additional I/Os are needed while keeping interconnections to a

minimum, for example, in ACPI power switches, sensors, push buttons, LEDs, fan control,

etc.

In addition to providing a flexible set of GPIOs, the wide V

range of 1.65 V to 5.5 V

allows the PCA9535A to interface with next-generation microprocessors and

microcontrollers where supply levels are dropping down to conserve power.

The PCA9535A contains the PCA9535 register set of four pairs of 8-bit Configuration,

Input, Output, and Polarity Inversion registers.

The PCA9535A is a pin-to-pin replacement to the PCA9535 and other industry-standard

devices. A more fully featured device, the PCAL9535A, is available with Agile I/O

features. See the respective data sheet for more details.

The PCA9535A open-drain interrupt (INT

) output is activated when any input state differs

from its corresponding Input Port register state and is used to indicate to the system

master that an input state has changed.

INT

can be connected to the interrupt input of a microcontroller. By sending an interrupt

signal on this line, the remote I/O can inform the microcontroller if there is incoming data

on its ports without having to communicate via the I

C-bus. Thus, the PCA9535A can

remain a simple slave device.

The device outputs have 25 mA sink capabilities for directly driving LEDs while consuming

low device current.

The power-on reset sets the registers to their default values and initializes the device state

machine.

Three hardware pins (A0, A1, A2) select the fixed I

C-bus address and allow up to eight

devices to share the same I

C-bus/SMBus.

2. Features and benefits

 I

C-bus to parallel port expander

 Pin and function compatible with PCA9535

 Operating power supply voltage range of 1.65 V to 5.5 V

PCA9535A

Low-voltage 16-bit I

C-bus I/O port with interrupt

Rev. 1 — 11 September 2012 Product data sheet

Summary of content (38 pages)

PAGE 1
PCA9535A Low-voltage 16-bit I2C-bus I/O port with interrupt Rev. 1 — 11 September 2012 Product data sheet 1. General description The PCA9535A is a low-voltage 16-bit General Purpose Input/Output (GPIO) expander with interrupt and reset for I2C-bus/SMBus applications. NXP I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum, for example, in ACPI power switches, sensors, push buttons, LEDs, fan control, etc.
PAGE 2
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt  Low standby current consumption:  1.5 A (typical at 5 V VDD)  1.0 A (typical at 3.3 V VDD)  Schmitt-trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs  Vhys = 0.
PAGE 3
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 4. Block diagram PCA9535A P1_0 P1_1 8-bit A0 P1_2 A1 A2 write pulse INPUT/ OUTPUT PORTS P1_3 P1_4 P1_5 P1_6 read pulse P1_7 I2C-BUS/SMBus CONTROL SCL P0_0 INPUT FILTER SDA P0_1 8-bit P0_2 write pulse INPUT/ OUTPUT PORTS P0_3 P0_4 P0_5 P0_6 read pulse VDD P0_7 POWER-ON RESET VDD VSS INT LP FILTER 002aag207 Remark: All I/Os are set to inputs at reset. Fig 1. Block diagram of PCA9535A 5.
PAGE 4
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 5.2 Pin description PCA9535A Product data sheet Table 3. Pin description Symbol Pin Type Description TSSOP24 HWQFN24 INT 1 22 O Interrupt output. Connect to VDD through a pull-up resistor. A1 2 23 I Address input 1. Connect directly to VDD or VSS. A2 3 24 I Address input 2. Connect directly to VDD or VSS. P0_0[2] 4 1 I/O Port 0 input/output 0. P0_1[2] 5 2 I/O Port 0 input/output 1.
PAGE 5
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 6. Functional description Refer to Figure 1 “Block diagram of PCA9535A”. 6.1 Device address slave address 0 1 0 0 A2 fixed A1 A0 R/W hardware selectable 002aah371 Fig 4. PCA9535A device address A2, A1 and A0 are the hardware address package pins and are held to either HIGH (logic 1) or LOW (logic 0) to assign one of the eight possible slave addresses.
PAGE 6
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 6.2.2 Input port register pair (00h, 01h) The Input port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The Input port registers are read only; writes to these registers have no effect. The default value ‘X’ is determined by the externally applied logic level.
PAGE 7
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 6.2.4 Polarity inversion register pair (04h, 05h) The Polarity inversion registers (registers 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with ‘1’), the corresponding port pin’s polarity is inverted in the Input register. If a bit in this register is cleared (written with a ‘0’), the corresponding port pin’s polarity is retained.
PAGE 8
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 6.3 I/O port When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V. If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output port register. In this case, there are low-impedance paths between the I/O pin and either VDD or VSS.
PAGE 9
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 6.4 Power-on reset When power (from 0 V) is applied to VDD, an internal power-on reset holds the PCA9535A in a reset condition until VDD has reached VPOR. At that time, the reset condition is released and the PCA9535A registers and I2C-bus/SMBus state machine initializes to their default states. After that, VDD must be lowered to below VPORF and back up to the operating voltage for a power-reset cycle. See Section 8.
PAGE 10
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx 2 3 4 5 6 7 8 9 slave address SDA S 0 1 0 data to port 0 command byte 0 A2 A1 A0 0 START con
PAGE 11
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 7.2 Reading the port registers In order to read data from the PCA9535A, the bus master must first send the PCA9535A address with the least significant bit set to a logic 0 (see Figure 4 “PCA9535A device address”). The command byte is sent after the address and determines which register will be accessed. After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1.
PAGE 12
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx NXP Semiconductors PCA9535A Product data sheet data into port 0 data into port 1 tv(INT) SCL 1 2 3
PAGE 13
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx DATA 00 DATA 01 DATA 02 DATA 03 tsu(D) th(D) data into port 1 NXP Semiconductors PCA9535A Product d
PAGE 14
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 8. Application design-in information VDD (3.3 V) 10 kΩ 10 kΩ 10 kΩ 2 kΩ VDD VDD MASTER CONTROLLER PCA9535A SUB-SYSTEM 1(1) (e.g., temp sensor) 100 kΩ (×3) INT SCL SCL P0_0 SDA SDA P0_1 INT INT SUB-SYSTEM 2 (e.g., counter) P0_2 RESET P0_3 VSS A P0_4 controlled switch (e.g., CBT device) enable P0_5 B P0_6 P0_7 P1_0 P1_1 P1_2 P1_3 P1_4 P1_5 P1_6 P1_7 A2 A1 A0 SUB-SYSTEM 3(1) (e.g.
PAGE 15
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 3.3 V VDD VDD LED 5V VDD 100 kΩ LED Pn Pn 002aag164 002aag165 Fig 13. High value resistor in parallel with the LED Fig 14. Device supplied by a lower voltage 8.2 Power-on reset requirements In the event of a glitch or data corruption, PCA9535A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset.
PAGE 16
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt Table 13. Recommended supply sequencing and ramp rates Tamb = 25 C (unless otherwise noted). Not tested; specified by design. Symbol Parameter Condition Min Typ Max Unit (dV/dt)f fall rate of change of voltage Figure 15 0.1 - 2000 ms (dV/dt)r rise rate of change of voltage Figure 15 0.1 - 2000 ms td(rst) reset delay time Figure 15; re-ramp time when VDD drops below 0.
PAGE 17
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 9. Limiting values Table 14. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter VDD supply voltage Conditions Min Max Unit 0.5 +6.5 V 0.5 +6.5 V 0.5 +6.
PAGE 18
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 12. Static characteristics Table 17. Static characteristics Tamb = 40 C to +85 C; VDD = 1.65 V to 5.5 V; unless otherwise specified. Symbol Parameter Conditions Min Typ[1] Max Unit VIK input clamping voltage II = 18 mA 1.2 - - V VPOR power-on reset voltage VI = VDD or VSS; IO = 0 mA - 1.1 1.4 V IOL LOW-level output current VOL = 0.4 V; VDD = 1.65 V to 5.
PAGE 19
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt Table 17. Static characteristics …continued Tamb = 40 C to +85 C; VDD = 1.65 V to 5.5 V; unless otherwise specified. Min Typ[1] Max Unit VDD = 3.6 V to 5.5 V - 10 25 A VDD = 2.3 V to 3.6 V - 6.5 15 A VDD = 1.65 V to 2.3 V - 4 9 A VDD = 3.6 V to 5.5 V - 1.5 7 A VDD = 2.3 V to 3.6 V - 1 3.2 A VDD = 1.65 V to 2.3 V - 0.5 1.
PAGE 20
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 12.1 Typical characteristics 002aah333 20 IDD(stb) (nA) 16 12 002aah334 1400 IDD (μA) VDD = 5.5 V 5.0 V 3.6 V 3.3 V 2.5 V 2.3 V VDD = 5.5 V 5.0 V 3.6 V 3.3 V 1000 800 600 8 400 2.5 V 2.3 V 1.8 V 1.65 V 4 0 −40 200 VDD = 1.8 V 1.65 V −15 10 35 0 −40 60 85 Tamb (°C) Fig 19. Supply current versus ambient temperature −15 10 35 60 85 Tamb (°C) Fig 20.
PAGE 21
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt Isink (mA) 002aaf578 35 Isink (mA) 30 Tamb = −40 °C 25 °C 85 °C 25 002aaf579 35 30 Tamb = −40 °C 25 °C 85 °C 25 20 20 15 15 10 10 5 5 0 0 0 0.1 0.2 0.3 0 0.1 0.2 VOL (V) a. VDD = 1.65 V Isink (mA) b. VDD = 1.8 V 002aaf580 50 002aaf581 60 Isink (mA) 40 Tamb = −40 °C 25 °C 85 °C 30 0.3 VOL (V) Tamb = −40 °C 25 °C 85 °C 40 20 20 10 0 0 0 0.1 0.2 0.3 0 0.1 0.2 VOL (V) c. VDD = 2.
PAGE 22
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 002aah110 30 Isource (mA) Isource (mA) Tamb = −40 °C 25 °C 85 °C 20 002aah111 35 Tamb = −40 °C 25 °C 85 °C 30 25 20 15 10 10 5 0 0 0 0.2 0.4 0.6 VDD − VOH (V) 0 a. VDD = 1.65 V 002aah112 Isource (mA) Tamb = −40 °C 25 °C 85 °C 40 0.4 0.6 VDD − VOH (V) b. VDD = 1.8 V 60 Isource (mA) 0.2 002aah113 70 Tamb = −40 °C 25 °C 85 °C 60 50 40 30 20 20 10 0 0 0 0.2 0.4 0.6 VDD − VOH (V) c. VDD = 2.
PAGE 23
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt VOL (mV) 002aah056 120 100 002aah343 200 VDD − VOH (mV) 160 (1) 80 120 VDD = 1.8 V 5V 60 (2) 80 40 (4) 20 0 −40 40 (3) −15 10 35 60 85 Tamb (°C) 0 −40 −15 10 35 60 85 Tamb (°C) Isource = 10 mA (1) VDD = 1.8 V; Isink = 10 mA (2) VDD = 5 V; Isink = 10 mA (3) VDD = 1.8 V; Isink = 1 mA (4) VDD = 5 V; Isink = 1 mA Fig 24. LOW-level output voltage versus temperature PCA9535A Product data sheet Fig 25.
PAGE 24
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 13. Dynamic characteristics Table 18. I2C-bus interface timing requirements Over recommended operating free air temperature range, unless otherwise specified. See Figure 26. Symbol Parameter Conditions Standard-mode I2C-bus Fast-mode I2C-bus Unit Min Max Min Max fSCL SCL clock frequency 0 100 0 400 tHIGH HIGH period of the SCL clock 4 - 0.6 - s tLOW LOW period of the SCL clock 4.7 - 1.
PAGE 25
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 14. Parameter measurement information VDD RL = 1 kΩ DUT SDA CL = 50 pF 002aag803 a. SDA load configuration two bytes for read Input port register(1) STOP START condition condition (P) (S) Address Bit 7 (MSB) Address Bit 1 R/W Bit 0 (LSB) Data Bit 7 (MSB) ACK (A) Data Bit 0 (LSB) STOP condition (P) 002aag952 b. Transaction format tHIGH tLOW tSP 0.7 × VDD 0.
PAGE 26
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt VDD RL = 4.7 kΩ INT DUT CL = 100 pF 002aah069 a.
PAGE 27
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 500 Ω Pn DUT 2 × VDD CL = 50 pF 500 Ω 002aag805 a. P port load configuration SCL P0 A P7 0.7 × VDD 0.3 × VDD SDA tv(Q) Pn unstable data last stable bit A P7 002aag806 b. Write mode (R/W = 0) SCL P0 0.7 × VDD 0.3 × VDD tsu(D) th(D) Pn 002aag807 c. Read mode (R/W = 1) CL includes probe and jig capacitance. tv(Q) is measured from 0.7  VDD on SCL to 50 % I/O (Pn) output.
PAGE 28
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 15. Package outline TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm D SOT355-1 E A X c HE y v M A Z 13 24 Q A2 (A 3) A1 pin 1 index A θ Lp L 1 12 bp e detail X w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (2) e HE L Lp Q v w y Z (1) θ mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 7.9 7.
PAGE 29
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt HWQFN24: plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.75 mm B D SOT994-1 A terminal 1 index area E A A1 c detail X e1 1/2 e ∅v ∅w b e 7 12 M M C C A B C y1 C y L 13 6 e e2 Eh 1/2 e 1 18 terminal 1 index area 24 19 X Dh 0 2.
PAGE 30
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 16. Handling information All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards. 17. Soldering of SMD packages This text provides a very brief insight into a complex technology.
PAGE 31
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt • Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave • Solder bath specifications, including temperature and impurities 17.
PAGE 32
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt temperature maximum peak temperature = MSL limit, damage level minimum peak temperature = minimum soldering temperature peak temperature time 001aac844 MSL: Moisture Sensitivity Level Fig 31. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.
PAGE 33
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 18. Soldering: PCB footprints Footprint information for reflow soldering of TSSOP24 package SOT355-1 Hx Gx P2 (0.125) Hy Gy (0.125) By Ay C D2 (4x) D1 P1 Generic footprint pattern Refer to the package outline drawing for actual layout solder land occupied area DIMENSIONS in mm P1 P2 Ay By C D1 D2 Gx Gy Hx Hy 0.650 0.750 7.200 4.500 1.350 0.400 0.600 8.200 5.300 8.600 7.
PAGE 34
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt Footprint information for reflow soldering of HVQFN24 package SOT994-1 Hx Gx D P 0.025 0.025 C (0.
PAGE 35
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 19. Abbreviations Table 22.
PAGE 36
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 21. Legal information 21.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 37
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PAGE 38
PCA9535A NXP Semiconductors Low-voltage 16-bit I2C-bus I/O port with interrupt 23. Contents 1 2 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.2.2 6.2.3 6.2.4 6.2.5 6.3 6.4 6.5 7 7.1 7.2 8 8.1 8.2 9 10 11 12 12.1 13 14 15 16 17 17.1 17.2 17.3 17.4 18 19 20 21 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .