Signal Descriptions
MPC8308 PowerQUICC II Pro Processor Reference Manual, Rev. 1
Freescale Semiconductor 2-15
USBDR_PCTL[0:1] Port control 0–1 Low
USBDR_STP End of a transfer on the bus High
Table 2-2. Output Signal States During System Reset (continued)
Interface Signal State During Reset
