Datasheet
Table Of Contents
- List of Sections
- Table of Contents
- General Description
- Central Processing Unit (CPU)
- Pinout and Signal Description
- System Configuration
- Registers
- Operating Modes
- Resource Mapping
- Bus Control and Input/Output
- Resets and Interrupts
- Voltage Regulator (VREG)
- Flash EEPROM 256K
- EEPROM 4K
- Port Integration Module
- Clocks and Reset Generator (CRG)
- Pulse Width Modulator (PWM)
- Enhanced Capture Timer (ECT)
- Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Inter-IC Bus (IIC)
- MSCAN
- Analog to Digital Converter
- Byte Data Link Controller Module
- Contents
- Overview
- Features
- Block Diagram
- Register Map
- Functional Description
- Register Descriptions
- External Pin Descriptions
- Reset Initialization/Basic Operation
- Transmitting A Message
- Receiving A Message
- Transmitting An In-Frame Response (IFR)
- Receiving An In-Frame Response (IFR)
- Special BDLC Operations
- Modes of Operation
- Interrupt Operation
- Low Power Options
- Background Debug Module (BDM)
- Breakpoint (BKP) Module
- Revision History
- Glossary
- Literature Updates

Analog to Digital Converter
Sample Conversion
MC9S12DP256 — Revision 1.1
Analog to Digital Converter
Figure 113 ATD Accuracy Definitions
NOTES
Example
:
1) Input in milliVolts, VREFH-VREFL
= 5.120 Volts
2) one 10-Bit count = 5 mV.
3) A = inherent 10-Bit quantization error OF 2.5mV
4) B = circuit-contributed
+7.5mV
ERROR
5) C = +10mV absolute error equals 2 10-Bit counts
20
40
60
0
1
2
3
4
5
6
7
8
9
A
B
C
+10 mV (2 counts) 10 bit absolute error boundary
-10 mV (2 counts) 10 bit absolute error boundary
A
B
C
Ideal transfer curve
10 bit transfer curve
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...