Datasheet
Table Of Contents
- List of Sections
- Table of Contents
- General Description
- Central Processing Unit (CPU)
- Pinout and Signal Description
- System Configuration
- Registers
- Operating Modes
- Resource Mapping
- Bus Control and Input/Output
- Resets and Interrupts
- Voltage Regulator (VREG)
- Flash EEPROM 256K
- EEPROM 4K
- Port Integration Module
- Clocks and Reset Generator (CRG)
- Pulse Width Modulator (PWM)
- Enhanced Capture Timer (ECT)
- Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Inter-IC Bus (IIC)
- MSCAN
- Analog to Digital Converter
- Byte Data Link Controller Module
- Contents
- Overview
- Features
- Block Diagram
- Register Map
- Functional Description
- Register Descriptions
- External Pin Descriptions
- Reset Initialization/Basic Operation
- Transmitting A Message
- Receiving A Message
- Transmitting An In-Frame Response (IFR)
- Receiving An In-Frame Response (IFR)
- Special BDLC Operations
- Modes of Operation
- Interrupt Operation
- Low Power Options
- Background Debug Module (BDM)
- Breakpoint (BKP) Module
- Revision History
- Glossary
- Literature Updates

Serial Peripheral Interface (SPI)
MC9S12DP256 — Revision 1.1
Serial Peripheral Interface (SPI)
The direction of each serial I/O pin depends on the BIDIROE bit. If the
pin is configured as an output, serial data from the shift register is driven
out on the pin. The same pin is also the serial input to the shift register.
The SCK is output for the master mode and input for the slave mode.
The SS is the input or output for the master mode, and it is always the
input for the slave mode.
The bidirectional mode does not affect SCK and SS functions.
Error Conditions The SPI has one error condition
• Mode fault error
Mode Fault Error If the SS
input becomes low while the SPI is configured as a master, it
indicates a system error where more than one master may be trying to
drive the MOSI and SCK lines simultaneously. This condition is not
permitted in normal operation; the MODF bit in the SPI status register is
set automatically provided the MODFEN bit is set.
Table 79 Normal Mode and Bidirectional Mode
When SPE = 1 Master Mode MSTR = 1 Slave Mode MSTR = 0
Normal Mode
SPC0 = 0
Bidirectional Mode
SPC0 = 1
SPI
MOSI
MISO
BIDIROE & MSTR
Serial Out
Serial In
SPI
MOSI
MISO
Serial In
Serial Out
BIDIROE & MSTR
SPI
MOMI
SPI port
BIDIROE & MSTR
Serial Out
Serial In
pin 0
SPI
SISO
BIDIROE & MSTR
Serial In
Serial Out
SPI port
pin 1
.
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...