Datasheet

Table Of Contents
Serial Peripheral Interface (SPI)
Block Diagram
MC9S12DP256 — Revision 1.1
Serial Peripheral Interface (SPI)
This is a high level description only, detailed descriptions of operating
modes are contained in section Low Power Mode Options.
Block Diagram
Figure 79 is a block diagram of the Serial Peripheral Interface.
Figure 79 SPI Block Diagram
PIN
CONTROL
LOGIC
8-BIT SHIFT REGISTER
READ DATA BUFFER
SHIFT CONTROL LOGIC
CLOCK
LOGIC
SPI CONTROL
SPI STATUS REGISTER
SPI DATA REGISTER
SPRF
MODF
DIVIDER
SELECT
SPI BAUD RATE REGISTER
2 4 8 16 32 64 128 256
SPI
INTERRUPT
IPbus
S
M
M
S
M
S
SPR2
SPR1
SPR0
REQUEST
SPIE
SPE
MSTR
CPOL
CPHA
LSBFE
LSBFE
SPTIE
SSOE
SPE
CLOCK
MSTR
SPI CONTROL REGISTER 1
BAUD RATE GENERATOR
SPPR2
SPPR1
SPPR0
SPTEF
spi_mosi_ind
spi_miso_ind
spi_ss_ind
spi_sck_ind
spi_mosi_port_en
spi_miso_port_en
spi_ss_port_en
spi_sck_port_en
spi_mosi_obe
spi_ss_obe
spi_miso_obe
spi_sck_obe
spi_mosi_do
spi_miso_do
spi_ss_do
spi_sck_do
SPI CONTROL REGISTER 2
SPC0
BIDIROE
MODFEN
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...