Datasheet
Table Of Contents
- List of Sections
- Table of Contents
- General Description
- Central Processing Unit (CPU)
- Pinout and Signal Description
- System Configuration
- Registers
- Operating Modes
- Resource Mapping
- Bus Control and Input/Output
- Resets and Interrupts
- Voltage Regulator (VREG)
- Flash EEPROM 256K
- EEPROM 4K
- Port Integration Module
- Clocks and Reset Generator (CRG)
- Pulse Width Modulator (PWM)
- Enhanced Capture Timer (ECT)
- Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Inter-IC Bus (IIC)
- MSCAN
- Analog to Digital Converter
- Byte Data Link Controller Module
- Contents
- Overview
- Features
- Block Diagram
- Register Map
- Functional Description
- Register Descriptions
- External Pin Descriptions
- Reset Initialization/Basic Operation
- Transmitting A Message
- Receiving A Message
- Transmitting An In-Frame Response (IFR)
- Receiving An In-Frame Response (IFR)
- Special BDLC Operations
- Modes of Operation
- Interrupt Operation
- Low Power Options
- Background Debug Module (BDM)
- Breakpoint (BKP) Module
- Revision History
- Glossary
- Literature Updates

Enhanced Capture Timer (ECT)
Module Memory Map
MC9S12DP256 — Revision 1.1
Enhanced Capture Timer (ECT)
NOTE:
1.Always read $00.
2. Only writable in special modes (test_mode = 1).
3. Write to these registers have no meaning or effect during input capture.
4. May be written once (test_mode = 0) but writes are always permitted when test_mode = 0
5. Write has no effect.
$_22 Pulse Accumulator Count Register3 (PACN3) Read/Write
$0023 Pulse Accumulator Count Register2 (PACN2) Read/Write
$0024 Pulse Accumulator Count Register1 (PACN1) Read/Write
$0025 Pulse Accumulator Count Register0 (PACN0) Read/Write
$0026 16-Bit Modulus Down Counter Register (MCCTL) Read/Write
$0027 16-Bit Modulus Down Counter Flag Register (MCFLG) Read/Write
$0028 Input Control Pulse Accumulator Register (ICPAR) Read/Write
$0029 Delay Counter Control Register (DLYCT) Read/Write
$002A Input Control Overwrite Register (ICOVW) Read/Write
$002B Input Control System Control Register (ICSYS)
Read/Write
4
$002C Reserved
–
$002D Timer Test Register (TIMTST)
Read/Write
2
$002E Reserved –
$002F Reserved –
$0030 16-Bit Pulse Accumulator B Control Register (PBCTL) Read/Write
$0031 16-Bit Pulse Accumulator B Flag Register (PBFLG) Read/Write
$0032 8-Bit Pulse Accumulator Holding Register3 (PA3H)
Read/Write
5
$0033 8-Bit Pulse Accumulator Holding Register2 (PA2H)
Read/Write
5
$0034 8-Bit Pulse Accumulator Holding Register1 (PA1H)
Read/Write
5
$0035 8-Bit Pulse Accumulator Holding Register0 (PA0H)
Read/Write
5
$0036 Modulus Down-Counter Count Register High (MCCNT) Read/Write
$0037 Modulus Down-Counter Count Register Low (MCCNT) Read/Write
$0038 Timer Input Capture Holding Register0 High (TC0H)
Read/Write
5
$0039 Timer Input Capture Holding Register0 Low (TC0H)
Read/Write
5
$003A Timer Input Capture Holding Register1 High(TC1H)
Read/Write
5
$003B Timer Input Capture Holding Register1 Low (TC1H)
Read/Write
5
$003C Timer Input Capture Holding Register2 High (TC2H)
Read/Write
5
$003D Timer Input Capture Holding Register2 Low (TC2H)
Read/Write
5
$003E Timer Input Capture Holding Register3 High (TC3H)
Read/Write
5
$003F Timer Input Capture Holding Register3 Low (TC3H)
Read/Write
5
Table 55 Module Memory Map
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...