Datasheet

Table Of Contents
Enhanced Capture Timer (ECT)
Block Diagram
MC9S12DP256 — Revision 1.1
Enhanced Capture Timer (ECT)
Figure 54 Timer Block Diagram in Queue Mode
16 Bit MAIN TIMER
PT1
Comparator
TC0H hold register
PT0
PT3
PT2
PT4
PT5
PT6
PT7
EDG0
EDG1
EDG2
EDG3
MUX
Prescaler
M clock
16-bit load register
16-bit modulus
0
RESET
EDG0
EDG1
EDG2
EDG4
EDG5
EDG3
EDG6
EDG7
÷1, 2, ..., 128
÷ 1, 4, 8, 16
16-bit Free-running
LATCH0
main timer
Prescaler
TC0 capture/compare register
Comparator
TC1 capture/compare register
Comparator
TC2 capture/compare register
Comparator
TC3 capture/compare register
Comparator
TC4 capture/compare register
Comparator
TC5 capture/compare register
Comparator
TC6 capture/compare register
Comparator
TC7 capture/compare register
Pin logic
Pin logic
Pin logic
Pin logic
Pin logic
Pin logic
Pin logic
Pin logic
Delay counter
Delay counter
Delay counter
Delay counter
M clock
TC1H hold register
TC2H hold register
TC3H hold register
MUX
MUX
MUX
PA0H hold register
PAC0
0
RESET
PA1H hold register
PAC1
0
RESET
PA2H hold register
PAC2
0
RESET
PA3H hold register
PAC3
LATCH1
LATCH3
LATCH2
LATQ, BUFEN
(queue mode)
Read TC3H
hold register
Read TC2H
hold register
Read TC1H
hold register
Read TC0H
hold register
down counter
SH04
SH15
SH26
SH37
PCLK
TIMCLK
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...