Datasheet

Central Processing Unit (CPU)
Instruction Set Summary
MC9S12DP256 — Revision 1.1
Central Processing Unit (CPU)
ADCB # opr8i
ADCB opr8a
ADCB opr16a
ADCB oprx0_xysppc
ADCB oprx9 , xysppc
ADCB oprx16 , xysppc
ADCB [D, xysppc ]
ADCB [ oprx16 , xysppc ]
Add with carry to B; (B)+(M)+C⇒B or
(B)+imm+C⇒B
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
C9 ii
D9 dd
F9 hh ll
E9 xb
E9 xb ff
E9 xb ee ff
E9 xb
E9 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
ADDA # opr8i
ADDA opr8a
ADDA opr16a
ADDA oprx0_xysppc
ADDA oprx9 , xysppc
ADDA oprx16 , xysppc
ADDA [D, xysppc ]
ADDA [ oprx16 , xysppc ]
Add to A; (A)+(M)⇒A or (A)+imm⇒A IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
8B ii
9B dd
BB hh ll
AB xb
AB xb ff
AB xb ee ff
AB xb
AB xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
ADDB # opr8i
ADDB opr8a
ADDB opr16a
ADDB oprx0_xysppc
ADDB oprx9 , xysppc
ADDB oprx16 , xysppc
ADDB [D, xysppc ]
ADDB [ oprx16 , xysppc ]
Add to B; (B)+(M)⇒B or (B)+imm⇒B IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
CB ii
DB dd
FB hh ll
EB xb
EB xb ff
EB xb ee ff
EB xb
EB xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
ADDD # opr16i
ADDD opr8a
ADDD opr16a
ADDD oprx0_xysppc
ADDD oprx9 , xysppc
ADDD oprx16 , xysppc
ADDD [D, xysppc ]
ADDD [ oprx16 , xysppc ]
Add to D; (A:B)+(M:M+1)⇒A:B or
(A:B)+imm⇒A:B
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
C3 jj kk
D3 dd
F3 hh ll
E3 xb
E3 xb ff
E3 xb ee ff
E3 xb
E3 xb ee ff
PO
RPf
RPO
RPf
RPO
fRPP
fIfRPf
fIPRPf
ANDA # opr8i
ANDA opr8a
ANDA opr16a
ANDA oprx0_xysppc
ANDA oprx9 , xysppc
ANDA oprx16 , xysppc
ANDA [D, xysppc ]
ANDA [ oprx16 , xysppc ]
AND with A; (A)•(M)⇒A or
(A)•imm⇒A
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
84 ii
94 dd
B4 hh ll
A4 xb
A4 xb ff
A4 xb ee ff
A4 xb
A4 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
ANDB # opr8i
ANDB opr8a
ANDB opr16a
ANDB oprx0_xysppc
ANDB oprx9 , xysppc
ANDB oprx16 , xysppc
ANDB [D, xysppc ]
ANDB [ oprx16 , xysppc ]
AND with B; (B)•(M)⇒B or
(B)•imm⇒B
IMM
DIR
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
C4 ii
D4 dd
F4 hh ll
E4 xb
E4 xb ff
E4 xb ee ff
E4 xb
E4 xb ee ff
P
rPf
rPO
rPf
rPO
frPP
fIfrPf
fIPrPf
ANDCC # opr8i AND with CCR; (CCR)•imm⇒CCR IMM 10 ii P
ASL
opr16a
ASL oprx0_xysp
ASL oprx9 , xysppc
ASL oprx16 , xysppc
ASL [D, xysppc ]
ASL [ oprx16 , xysppc ]
ASLA
ASLB
Arithmetic shift left M; same as LSL
Arithmetic shift left A; same as LSLA
Arithmetic shift left B; same as LSLB
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
INH
INH
78 hh ll
68 xb
68 xb ff
68 xb ee ff
68 xb
68 xb ee ff
48
58
rPwO
rPw
rPwO
frPwP
fIfrPw
fIPrPw
O
O
ASLD Arithmetic shift left D; same as LSLD INH 59 O
Source Form Operation
Address
Mode
Machine
Coding (Hex)
Access Detail S X H I N Z V C
– – ∆ – ∆ ∆ ∆ ∆
– – ∆ – ∆ ∆ ∆ ∆
– – ∆ – ∆ ∆ ∆ ∆
– – – – ∆ ∆ ∆ ∆
– – – – ∆ ∆ 0 –
––––∆∆0–
⇓⇓⇓⇓⇓⇓⇓⇓
C
0
b7 b0
––––∆∆∆∆
C
0
b7 b0ABb7b0
––––∆∆∆∆
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...