Datasheet

Table Of Contents
Port Integration Module
MC9S12DP256 — Revision 1.1
Port Integration Module
Port J Reduced Drive
Register (RDRJ)
Read: Anytime.
Write: Anytime.
This register configures the drive strength of each port J output pin as
either full or reduced. If the port is used as input this bit is ignored.
RDRJ[7:6][1:0] — Reduced Drive Port J
1 = Associated pin drives at about 1/3 of the full drive strength.
0 = Full drive strength at output.
Port J Pull Device
Enable Register (PERJ)
Read: Anytime.
Write: Anytime.
This register configures whether a pull-up or a pull-down device is
activated, if the port is used as input or as wired-or output. This bit has
no effect if the port is used as push-pull output. Out of reset a pull-up
device is enabled.
PERJ[7:6][1:0] — Pull Device Enable Port J
1 = Either a pull-up or pull-down device is enabled.
0 = Pull-up or pull-down device is disabled.
Address Offset: $002B
Bit 7 654321Bit 0
Read:
RDRJ7 RDRJ6
0000
RDRJ1 RDRJ0
Write:
Reset: 00000000
= Reserved or unimplemented
Address Offset: $002C
Bit 7 654321Bit 0
Read:
PERJ7 PERJ6
0000
PERJ1 PERJ0
Write:
Reset: 11000011
= Reserved or unimplemented
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...