Datasheet

Table Of Contents
Flash EEPROM 256K
Module Memory Map
MC9S12DP256 — Revision 1.1
Flash EEPROM 256K
NOTE:
Register Address = Base Address + Address Offset, where the Base
Address is defined at the MCU level and the Address Offset is defined
at the module level.
FPROT
Read:FPOPEN F FPHDIS FPHS1 FPHS0 FPLDIS FPLS1 FPLS0
$0004
Write:
FSTAT
Read:
CBEIF
CCIF
PVIOL ACCERR
0
BLANK
00
$0005
Write:
FCMD
Read: 0
ERASE PROG
00
ERVER
0
MASS $0006
Write:
Reserved for
Factory Test
Read: 00000000
$0007
Write:
Reserved for
Factory Test
Read: 00000000
$0008
Write:
Reserved for
Factory Test
Read: 00000000
$0009
Write:
Reserved for
Factory Test
Read: 00000000
$000A
Write:
Reserved for
Factory Test
Read: 00000000
$000B
Write:
Unused
Read: 00000000
$000C
Write:
Unused
Read: 00000000
$000D
Write:
Unused
Read: 00000000
$000E
Write:
Unused
Read: 00000000
$000F
Write:
Register name Bit 7 654321Bit 0
Addr.
Offset
= Unimplemented or reserved
Figure 19 Flash Control Register Map (Continued)
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...