Datasheet

56F8037/56F8027 Signal Pins
56F8037/56F8027 Data Sheet, Rev. 8
Freescale Semiconductor 31
GPIOB2
(MISO0)
(TA2
16
)
(PSRC0)
33 Input/
Output
Input/
Output
Input/
Output
Input
Input,
internal
pull-up
enabled
Port B GPIO — This GPIO pin can be individually programmed as
an input or output pin.
QSPI0 Master In/Slave Out — This serial data pin is an input to a
master device and an output from a slave device. The MISO line of a
slave device is placed in the high-impedance state if the slave device
is not selected. The slave device places data on the MISO line a
half-cycle before the clock edge the master device uses to latch the
data.
TA2 — Timer A, Channel 2
PSRC0 — External PWM signal source input for the complementary
PWM4/PWM5 pair.
After reset, the default state is GPIOB2. The peripheral functionality
is controlled via the SIM. See Section 6.3.16.
16
The TA2 signal is also brought out on the GPIOA4, GPIOA8 and GPIOA13 pins.
GPIOB3
(MOSI0)
(TA3
17
)
(PSRC1)
32 Input/
Output
Input/
Output
Input/
Output
Input
Input,
internal
pull-up
enabled
Port B GPIO — This GPIO pin can be individually programmed as
an input or output pin.
QSPI0 Master Out/Slave In— This serial data pin is an output from
a master device and an input to a slave device. The master device
places data on the MOSI line a half-cycle before the clock edge the
slave device uses to latch the data.
TA3 — Timer A, Channel 3
PSRC1 — External PWM signal source input for the complementary
PWM2/PWM3 pair.
After reset, the default state is GPIOB3. The peripheral functionality
is controlled via the SIM. See Section 6.3.16.
17
The TA3 signal is also brought out on the GPIOA5, GPIOA9 and GPIOA14 pins.
Return to Table 2-2
Table 2-3 56F8037/56F8027 Signal and Package Information for the 64-Pin LQFP (Continued)
Signal
Name
LQFP
Pin No.
Type
State During
Reset
Signal Description