Datasheet

56F8035/56F8025 Data Sheet, Rev. 6
112 Freescale Semiconductor
Figure 6-29 Timing Relationships of Reset Signal to Clocks
6.8 Interrupts
The SIM generates no interrupts.
Part 7 Security Features
The 56F8025 offers security features intended to prevent unauthorized users from reading the contents of
the flash memory (FM) array. The 56F8025’s flash security consists of several hardware interlocks that
prevent unauthorized users from gaining access to the flash array.
After flash security is set, an authorized user is still able to access on-chip memory if a user-defined
software subroutine, which reads and transfers the contents of internal memory via serial communication
peripherals, is included in the application software.
7.1 Operation with Security Enabled
After the user has programmed flash with the application code, the 56F8025 can be secured by
programming the security word $0002 into program memory location $00 7FF7. This non-volatile word
will keep the device secured through reset and through power-down of the device. Refer to the flash
memory chapter in the 56F802x and 56F803x Peripheral Reference Manual for the details. When flash
RST
MSTR_OSC
CKGEN_RST
2X SYS_CLK
SYS_CLK
SYS_CLK_D
SYS_CLK_DIV2
PERIP_RST
CORE_RST
Switch on falling OSC_CLK
96 MSTR_OSC cycles
Switch on falling SYS_CLK
32 SYS_CLK cycles delay
32 SYS_CLK cycles delay
Maximum Delay = 64 OSC_CLK cycles for POR reset extension and 32 OSC_CLK cycles
for Combined reset extension
Switch on falling SYS_CLK