Datasheet

Functional Description
MC13783 Technical Data, Rev. 3.5
42 Freescale Semiconductor
4.4.2.7 ADC Arbitration
The ADC converter and its control is based on a single ADC converter core. Since the data path is 24 bits
wide, results for 2 conversion results (10 bits each) can be read back in each SPI read sequence. For support
of queued conversion requests, the SPI has the ability to write to the two sets of ADC control, namely “its
own” ADC and “the other” ADC or ADC BIS.
The write access to the control of ADC BIS is handled via the ADCBISn bits located at bit position 23 of
the ADC control registers. By setting this bit to a 1, the control bits which follow are directed to the ADC
BIS. ADCBISn will always read back 0 and there is no read access to the ADCBIS control bits. The read
results from the ADC conversions are available in two separate registers ADC result registers ADC0 and
ADC1.
4.5 Miscellaneous Functions
Miscellaneous functions are described in the following sections:
Section 4.5.1, “Connectivity on page 42
Section 4.5.2, “Lighting System on page 45
4.5.1 Connectivity
This section summarizes the following interface information:
Section 4.5.1.1, “USB Interface on page 42
Section 4.5.1.2, “RS-232 Interface on page 45
Section 4.5.1.3, “CEA-936-A Accessory Support on page 45
Section 4.5.1.4, “Booting Support on page 45
4.5.1.1 USB Interface
4.5.1.1.1 Supplies
The USB interface is supplied by the VUSB (3.3 V) and the VBUS (5.0 V) regulators. The VBUS regulator
takes the boost supply and regulates it down to the required USBOTG level which is provided to VBUS in
the case of a USBOTG connection. The transceiver itself is supplied from VUSB. The VUSB regulator by
default is supplied by BP and by SPI programming can be boost or VBUS supplied as well.
4.5.1.1.2 Detect
Comparators are used to detect a valid VBUS, and to support the USB OTG session request protocol.
4.5.1.1.3 Transceiver
The USB transceiver data flow is depicted in below diagram. The processor interface IO level is set to
USBVCC.