Datasheet

Product data sheet Rev. 5.1 — 29 July 2011 16 of 45

NXP Semiconductors

LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one

function. Configuration registers control the multiplexers to allow connection between the

pin and the on chip peripherals. Peripherals should be connected to the appropriate pins

prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any

enabled peripheral function that is not mapped to a related pin should be considered

undefined.

6.7 General purpose parallel I/O and Fast I/O

Device pins that are not connected to a specific peripheral function are controlled by the

GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate

registers allow setting or clearing any number of outputs simultaneously. The value of the

output register may be read back, as well as the current state of the port pins.

6.7.1 Features

• Direction control of individual bits.

• Separate control of output set and clear.

• All I/O default to inputs after reset.

UART1 RX Line Status (RLS)

Transmit Holding Register empty (THRE)

RX Data Available (RDA)

Character Time-out Indicator (CTI)

Modem Status Interrupt (MSI) (Available in LPC2134/36/38

only)

PWM0 Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6)

Capture 0 to 3 (CR0, CR1, CR2, CR3)

C0 SI (state change) 9

SPI0 SPIF, MODF 10

SSP TX FIFO at least half empty (TXRIS)

RX FIFO at least half full (RXRIS)

Receive Timeout (RTRIS)

Receive Overrun (RORRIS)

PLL PLL Lock (PLOCK) 12

RTC RTCCIF (Counter Increment), RTCALF (Alarm) 13

System Control External Interrupt 0 (EINT0) 14

External Interrupt 1 (EINT1) 15

External Interrupt 2 (EINT2) 16

External Interrupt 3 (EINT3) 17

AD0 ADC 0 18

I2C1 SI (state change) 19

BOD Brown Out Detect 20

AD1 ADC 1 (Available in LPC2134/36/38 only) 21

Table 4. Interrupt sources

…continued

Block Flag(s) VIC channel #