Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsMicrocontrollers, Microprocessors & QuartzesARM7 Microcontroller LQFP 64

1. General description

The LPC2109/2119/2129 are based on a 16/32-bit ARM7TDMI-S CPU with real-time

emulation and embedded trace support, together with 64/128/256 kB of embedded

high-speed flash memory. A 128-bit wide memory interface and a unique accelerator

architecture enable 32-bit code execution at maximum clock rate. For critical code size

applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with

minimal performance penalty.

With their compact 64-pin package, low power consumption, various 32-bit timers,

4-channel 10-bit ADC, two advanced CAN channels, PWM channels and 46 GPIO lines

with up to nine external interrupt pins these microcontrollers are particularly suitable for

automotive and industrial control applications, as well as medical systems and

fault-tolerant maintenance buses. With a wide range of additional serial communications

interfaces, they are also suited for communication gateways and protocol converters as

well as many other general-purpose applications.

Remark: Important: Throughout the data sheet, the term LPC2109/2119/2129 will apply to

devices with and without the /00 suffix. New devices will use the /00 suffix to differentiate

from the original devices only when necessary.

2. Features

2.1 Key features

 16/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 package.

 8/16 kB on-chip static RAM.

 64/128/256 kB on-chip flash program memory. 128-bit wide interface/accelerator

enables high speed 60 MHz operation.

 In-System Programming (ISP) and In-Application Programming (IAP) via on-chip

bootloader software. Flash programming takes 1 ms per 512 B line. Single sector or

full chip erase takes 400 ms.

 EmbeddedICE-RT interface enables breakpoints and watch points. Interrupt service

routines can continue to execute while the foreground task is debugged with the

on-chip RealMonitor software.

 Embedded Trace Macrocell (ETM) enables non-intrusive high speed real-time tracing

of instruction execution.

 Two interconnected CAN interfaces (one for LPC2109) with advanced acceptance

filters.

 Four-channel 10-bit A/D converter with conversion time as low as 2.44 µs.

LPC2109/2119/2129

Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP

flash with 10-bit ADC and CAN

Rev. 05 — 7 March 2007 Product data sheet

Summary of content (35 pages)

PAGE 1
LPC2109/2119/2129 Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN Rev. 05 — 7 March 2007 Product data sheet 1. General description The LPC2109/2119/2129 are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 64/128/256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate.
PAGE 2
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Multiple serial interfaces including two UARTs (16C550), Fast I2C-bus (400 kbit/s) and two SPIs. 60 MHz maximum CPU clock available from programmable on-chip Phase-Locked Loop with settling time of 100 µs. Vectored Interrupt Controller with configurable priorities and vector addresses. Two 32-bit timers (with four capture and four compare channels), PWM unit (six outputs), Real-Time Clock (RTC) and watchdog.
PAGE 3
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 4.
PAGE 4
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 5. Pinning information 49 VDD(1V8) 50 VSS 51 VDD(3V3) 52 P1.30/TMS 53 P0.18/CAP1.3/MISO1/MAT1.3 54 P0.19/MAT1.2/MOSI1/CAP1.2 55 P0.20/MAT1.3/SSEL1/EINT3 56 P1.29/TCK 57 RESET 58 VSSA(PLL) 59 VSSA 60 P1.28/TDI 61 XTAL2 62 XTAL1 63 VDDA(1V8) 64 P1.27/TDO 5.1 Pinning P0.21/PWM5/CAP1.3 1 48 P1.20/TRACESYNC P0.22/CAP0.0/MAT0.0 2 47 P0.17/CAP1.2/SCK1/MAT1.2 P0.23/RD2(1) 3 46 P0.16/EINT0/MAT0.2/CAP0.2 P1.
PAGE 5
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 5.2 Pin description Table 3. Pin description Symbol Pin P0.0 to P0.31 P0.0/TXD0/ PWM1 19 P0.1/RXD0/ PWM3/EINT0 21 Type Description I/O Port 0 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect Block. Pins 26 and 31 of port 0 are not available. O TXD0 — Transmitter output for UART0.
PAGE 6
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 3. Pin description …continued Symbol Pin Type Description P0.15/RI1/EINT2 45 I RI1 — Ring Indicator input for UART1. I EINT2 — External interrupt 2 input. I EINT0 — External interrupt 0 input. O MAT0.2 — Match output for Timer 0, channel 2. I CAP0.2 — Capture input for Timer 0, channel 2. I CAP1.2 — Capture input for Timer 1, channel 2. P0.16/EINT0/ MAT0.2/CAP0.2 P0.17/CAP1.2/ SCK1/MAT1.2 P0.18/CAP1.
PAGE 7
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 3. Pin description …continued Symbol Pin Type Description P1.16/ TRACEPKT0 16 O Trace Packet, bit 0. Standard I/O port with internal pull-up. P1.17/ TRACEPKT1 12 O Trace Packet, bit 1. Standard I/O port with internal pull-up. P1.18/ TRACEPKT2 8 O Trace Packet, bit 2. Standard I/O port with internal pull-up. P1.19/ TRACEPKT3 4 O Trace Packet, bit 3. Standard I/O port with internal pull-up. P1.
PAGE 8
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 6. Functional description Details of the LPC2109/2119/2129 systems and peripheral functions are described in the following sections. 6.1 Architectural overview The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption.
PAGE 9
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers However, the ISP flash erase command can be executed at any time (no matter whether the CRP is on or off). Removal of CRP is achieved by erasure of full on-chip user flash. With the CRP off, full access to the chip via the JTAG and/or ISP is restored. 6.3 On-chip static RAM On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8 bit, 16 bit, and 32 bit.
PAGE 10
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 4.0 GB 0xFFFF FFFF AHB PERIPHERALS 3.75 GB VPB PERIPHERALS 0xF000 0000 0xEFFF FFFF 3.5 GB 0xE000 0000 0xDFFF FFFF 3.0 GB 0xC000 0000 RESERVED ADDRESS SPACE 2.0 GB BOOT BLOCK (RE-MAPPED FROM ON-CHIP FLASH MEMORY 0x8000 0000 0x7FFF FFFF 0x7FFF E000 0x7FFF DFFF RESERVED ADDRESS SPACE 0x4001 0000 0x4000 3FFF 16 KBYTE ON-CHIP STATIC RAM (LPC2119/2129) 0x4000 1FFF 8 KBYTE ON-CHIP STATIC RAM (LPC2109) 1.
PAGE 11
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest. Non-vectored IRQs have the lowest priority. The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor.
PAGE 12
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 4. Interrupt sources …continued Block Flag(s) VIC channel # System Control External Interrupt 0 (EINT0) 14 External Interrupt 1 (EINT1) 15 External Interrupt 2 (EINT2) 16 External Interrupt 3 (EINT3) 17 A/D A/D Converter 18 CAN CAN1, CAN2 and Acceptance Filter 19 to 23 6.6 Pin connect block The pin connect block allows selected pins of the microcontroller to have more than one function.
PAGE 13
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 6. Pin function select register 0 (PINSEL0 - 0xE002 C000) …continued PINSEL0 Pin name Value 7:6 P0.3 0 9:8 11:10 13:12 15:14 17:16 19:18 21:20 23:22 25:24 P0.4 P0.5 P0.6 P0.7 P0.8 P0.9 P0.10 P0.11 P0.12 Function Value after reset 0 GPIO Port 0.3 0 0 1 SDA (I2C-bus) 1 0 Match 0.0 (Timer 0) 1 1 EINT1 0 0 GPIO Port 0.4 0 1 SCK (SPI0) 1 0 Capture 0.
PAGE 14
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 6. Pin function select register 0 (PINSEL0 - 0xE002 C000) …continued PINSEL0 Pin name Value 27:26 P0.13 0 29:28 31:30 P0.14 P0.15 Function Value after reset 0 GPIO Port 0.13 0 0 1 DTR (UART1) 1 0 Match 1.1 (Timer 1) 1 1 Reserved 0 0 GPIO Port 0.14 0 1 DCD (UART1) 1 0 EINT1 1 1 Reserved 0 0 GPIO Port 0.15 0 1 RI (UART1) 1 0 EINT2 1 1 Reserved 0 0 6.
PAGE 15
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004) …continued PINSEL1 Pin Name Value 11:10 P0.21 0 13:12 15:14 17:16 19:18 21:20 23:22 25:24 27:26 29:28 P0.22 P0.23 P0.24 P0.25 P0.26 P0.27 P0.28 P0.29 P0.30 Function Value after reset 0 GPIO Port 0.21 0 0 1 PWM5 1 0 Reserved 1 1 Capture 1.3 (Timer 1) 0 0 GPIO Port 0.22 0 1 Reserved 1 0 Capture 0.
PAGE 16
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 7. Pin function select register 1 (PINSEL1 - 0xE002 C004) …continued PINSEL1 Pin Name Value Function Value after reset 31:30 P0.31 0 0 Reserved 0 0 1 Reserved 1 0 Reserved 1 1 Reserved 6.9 Pin function select register 2 (PINSEL2 - 0xE002 C014) The PINSEL2 register controls the functions of the pins as per the settings listed in Table 8.
PAGE 17
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 6.12 CAN controllers and acceptance filter The LPC2119/2129 each contain two CAN controllers, while the LPC2109 has one CAN controller. The CAN is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high speed networks to low cost multiplex wiring. 6.12.1 Features • • • • • Data rates up to 1 Mbit/s on each bus.
PAGE 18
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers • Multi-master bus (no central master). • Arbitration between simultaneously transmitting masters without corruption of serial data on the bus. • Serial clock synchronization allows devices with different bit rates to communicate via one serial bus. • Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer. • The I2C-bus may be used for test and diagnostic purposes. 6.
PAGE 19
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers • Four external outputs per timer corresponding to match registers, with the following capabilities: – Set LOW on match. – Set HIGH on match. – Toggle on match. – Do nothing on match. 6.17 Watchdog timer The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state.
PAGE 20
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 6.19 Pulse width modulator The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2109/2119/2129. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is also based on match register events.
PAGE 21
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers • Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must ‘release’ new match values before they can become effective. • May be used as a standard timer if the PWM mode is not enabled. • A 32-bit Timer/Counter with a programmable 32-bit Prescaler. 6.20 System control 6.20.1 Crystal oscillator The oscillator supports crystals in the range of 1 MHz to 30 MHz.
PAGE 22
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers The Wake-up Timer monitors the crystal oscillator as the means of checking whether it is safe to begin code execution. When power is applied to the chip, or some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic.
PAGE 23
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 6.21 Emulation and debugging The LPC2109/2119/2129 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1.
PAGE 24
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 7. Limiting values Table 9. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).[1] Symbol Parameter Conditions VDD(1V8) supply voltage (1.8 V) [2] VDD(3V3) supply voltage (3.3 V) [3] VDDA(3V3) analog supply voltage (3.3 V) VIA analog input voltage IDD ISS Unit −0.5 +2.5 V −0.5 +3.6 V −0.5 +4.6 V −0.5 +5.1 V 5 V tolerant I/O pins −0.5 +6.0 V other I/O pins [4][6] −0.
PAGE 25
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 8. Static characteristics Table 10. Static characteristics Tamb = −40 °C to +85 °C for industrial applications, unless otherwise specified. Symbol Parameter Conditions VDD(1V8) supply voltage (1.8 V) [2] VDD(3V3) supply voltage (3.3 V) [3] VDDA(3V3) analog supply voltage (3.3 V) Min Typ[1] Max Unit 1.65 1.8 1.95 V 3.0 3.3 3.6 V 2.5 3.3 3.
PAGE 26
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 10. Static characteristics …continued Tamb = −40 °C to +85 °C for industrial applications, unless otherwise specified. Symbol I2C-bus Parameter Conditions Min Typ[1] Max Unit V pins VIH HIGH-level input voltage 0.7VDD(3V3) - - VIL LOW-level input voltage - - 0.3VDD(3V3) V Vhys hysteresis voltage - 0.5VDD(3V3) - V - - 0.
PAGE 27
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers Table 11. ADC static characteristics VDDA = 2.5 V to 3.6 V unless otherwise specified; Tamb = −40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.
PAGE 28
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers gain error EG offset error EO 1023 1022 1021 1020 1019 1018 (2) 7 code out (1) 6 5 (5) 4 (4) 3 (3) 2 1 LSB (ideal) 1 0 1 2 3 4 5 6 7 1018 1019 1020 1021 1022 1023 1024 VIA (LSBideal) 1 LSB = offset error EO VDDA − VSSA 1024 002aaa668 (1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity error (ED). (4) Integral non-linearity (EL(adj)).
PAGE 29
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 9. Dynamic characteristics Table 12. Dynamic characteristics Tamb = −40 °C to +85 °C for industrial applications; VDD(1V8), VDD(3V3) over specified ranges.
PAGE 30
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 9.1 Timing VDD − 0.5 V 0.45 V 0.2VDD + 0.9 V 0.2VDD − 0.1 V tCHCL tCHCX tCLCH tCLCX Tcy(clk) 002aaa907 Fig 5. External clock timing LPC2109_2119_2129_5 Product data sheet © NXP B.V. 2007. All rights reserved. Rev.
PAGE 31
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 10. Package outline LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm SOT314-2 c y X A 48 33 49 32 ZE e E HE A A2 (A 3) A1 wM θ bp pin 1 index 64 Lp L 17 detail X 16 1 ZD e v M A wM bp D B HD v M B 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e mm 1.6 0.20 0.05 1.45 1.35 0.25 0.27 0.17 0.18 0.12 10.
PAGE 32
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 11. Abbreviations Table 13.
PAGE 33
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 12. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes LPC2109_2119_2129_5 Product data sheet - LPC2119_2129_4 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • • Legal texts have been adapted to the new company name where appropriate.
PAGE 34
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 13. Legal information 13.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 35
LPC2109/2119/2129 NXP Semiconductors Single-chip 16/32-bit microcontrollers 15. Contents 1 2 2.1 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.3 6.4 6.5 6.5.1 6.6 6.7 6.8 6.9 6.10 6.10.1 6.11 6.11.1 6.12 6.12.1 6.13 6.13.1 6.14 6.14.1 6.15 6.15.1 6.16 6.16.1 6.17 6.17.1 6.18 6.18.1 6.19 6.19.1 6.20 6.20.1 6.20.2 6.20.3 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Key features . . . . . . . . . . . . . . . . . . . . . . . . . .