Datasheet

LPC11U2X All information provided in this document is subject to legal disclaimers. © NXP B.V. 2014. All rights reserved.
Product data sheet Rev. 2.3 — 27 March 2014 9 of 74
NXP Semiconductors
LPC11U2x
32-bit ARM Cortex-M0 microcontroller
6.2 Pin description
Table 3 shows all pins and their assigned digital or analog functions in order of the GPIO
port number. The default function after reset is listed first. All port pins have internal
pull-up resistors enabled after reset except for the true open-drain pins PIO0_4 and
PIO0_5.
Every port pin has a corresponding IOCON register for programming the digital or analog
function, the pull-up/pull-down configuration, the repeater, and the open-drain modes.
The USART, counter/timer, and SSP functions are available on more than one port pin.
Table 3. Pin description
Symbol
Pin HVQFN33 Pin TFBGA48 Pin LQFP48 Pin LQFP64
Reset
state
[1]
Type Description
RESET
/PIO0_0 2 C1 3 4
[2]
I; PU I RESET — External reset input with 20 ns glitch filter.
A LOW-going pulse as short as 50 ns on this pin
resets the device, causing I/O ports and peripherals to
take on their default states, and processor execution
to begin at address 0. This pin also serves as the
debug select input. LOW level selects the JTAG
boundary scan. HIGH level selects the ARM SWD
debug mode.
In deep power-down mode, this pin must be pulled
HIGH externally. The RESET
pin can be left
unconnected or be used as a GPIO pin if an external
RESET
function is not needed and Deep power-down
mode is not used.
- I/O PIO0_0 — General purpose digital input/output pin.
PIO0_1/CLKOUT/
CT32B0_MAT2/
USB_FTOGGLE
3C24 5
[3]
I; PU I/O PIO0_1 — General purpose digital input/output pin. A
LOW level on this pin during reset starts the ISP
command handler or the USB device enumeration.
-OCLKOUT — Clockout pin.
-OCT32B0_MAT2 — Match output 2 for 32-bit timer 0.
-OUSB_FTOGGLE — USB 1 ms Start-of-Frame signal.
PIO0_2/SSEL0/
CT16B0_CAP0
8F11013
[3]
I; PU I/O PIO0_2 — General purpose digital input/output pin.
- I/O SSEL0 — Slave select for SSP0.
-ICT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3/USB_VBUS 9 H2 14 19
[3]
I; PU I/O PIO0_3 — General purpose digital input/output pin. A
LOW level on this pin during reset starts the ISP
command handler. A HIGH level during reset starts
the USB device enumeration.
-IUSB_VBUS — Monitors the presence of USB bus
power.
PIO0_4/SCL 10 G3 15 20
[4]
I; IA I/O PIO0_4 — General purpose digital input/output pin
(open-drain).
- I/O SCL — I
2
C-bus clock input/output (open-drain).
High-current sink only if I
2
C Fast-mode Plus is
selected in the I/O configuration register.