Datasheet

LPC11E6X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 1.2 — 21 May 2014 25 of 89
NXP Semiconductors
LPC11E6x
32-bit ARM Cortex-M0+ microcontroller
8.12 GPIO group interrupts
The GPIO pins can be used in several ways to set pins as inputs or outputs and use the
inputs as combinations of level and edge sensitive interrupts. For each port/pin connected
to one of the two the GPIO Grouped Interrupt blocks (GINT0 and GINT1), the GPIO
grouped interrupt registers determine which pins are enabled to generate interrupts and
the active polarities of each of those inputs.
The GPIO grouped interrupt registers also select whether the interrupt output is level or
edge triggered and whether it is based on the OR or the AND of all of the enabled inputs.
When the designated pattern is detected on the selected input pins, the GPIO grouped
interrupt block generates an interrupt. If the part is in a power-savings mode, it first
asynchronously wakes up the part prior to asserting the interrupt request. The interrupt
request line can be cleared by writing a one to the interrupt status bit in the control
register.
8.12.1 Features
• Two group interrupts are supported to reflect two distinct interrupt patterns.
• The inputs from any number of digital pins can be enabled to contribute to a combined
group interrupt.
• The polarity of each input enabled for the group interrupt can be configured HIGH or
LOW.
• Enabled interrupts can be logically combined through an OR or AND operation.
• The grouped interrupts can wake up the part from sleep, deep-sleep or power-down
modes.
8.13 DMA controller
The DMA controller can access all memories and the USART and SSP peripherals using
DMA requests. DMA transfers can also be triggered by internal events like the ADC
interrupts, timer match outputs, the pin interrupts (PINT0 and PINT1) and the SCTimer
DMA requests.
8.13.1 Features
• 16 channels with 14 channels connected to peripheral request inputs.
• DMA operations can be triggered by on-chip events or two of the pin interrupts. Each
DMA channel can select one trigger input from 12 sources.
• Priority is user selectable for each channel.
• Continuous priority arbitration.
• Address cache with two entries.
• Efficient use of data bus.
• Supports single transfers up to 1,024 words.
• Address increment options allow packing and/or unpacking data.