Datasheet
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
ADC1212D_SER All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 — 4 March 2011 11 of 42
NXP Semiconductors
ADC1212D series
Dual 12-bit ADC: CMOS or LVDS DDR digital outputs
[1] Typical values measured at V
DDA
=3V, V
DDO
=1.8V, T
amb
=25C; minimum and maximum values are across the full temperature range T
amb
= 40 C to +85 C at V
DDA
=3V,
V
DDO
= 1.8 V; V
INAP
V
INAM
= 1 dBFS; V
INBP
V
INBM
= 1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.
10.2 Clock and digital output timing
IMD intermodulation
distortion
f
i
= 3 MHz - 89 - - 89 - - 88 - - 89 - dBc
f
i
=30MHz -88--88--88--88-dBc
f
i
=70MHz -87--87--86--86-dBc
f
i
= 170 MHz - 84 - - 85 - - 83 - - 84 - dBc
ct(ch)
channel crosstalk f
i
= 70 MHz - 100 - - 100 - - 100 - - 100 - dBc
Table 7. Characteristics
[1]
…continued
Symbol Parameter Conditions ADC1212D065 ADC1212D080 ADC1212D105 ADC1212D125 Unit
Min Typ Max Min Typ Max Min Typ Max Min Typ Max
Table 8. Clock and digital output timing characteristics
[1]
Symbol Parameter Conditions ADC1212D065 ADC1212D080 ADC1212D105 ADC1212D125 Unit
Min Typ Max Min Typ Max Min Typ Max Min Typ Max
Clock timing input: pins CLKP and CLKM
f
clk
clock frequency 20 - 65 60 - 80 75 - 105 100 - 125 MHz
t
lat(data)
data latency time - 14 - - 14 - - 14 - - 14 - clock
cycles
clk
clock duty cycle DCS_EN = 1 30 50 70 30 50 70 30 50 70 30 50 70 %
DCS_EN = 0 455055455055455055455055%
t
d(s)
sampling delay
time
- 0.8 - - 0.8 - - 0.8 - - 0.8 - ns
t
wake
wake-up time - 76 - - 76 - - 76 - - 76 - s
CMOS mode timing: pins DA11 to DA0, DB13 to DB0 and DAV
t
PD
propagation delay DATA - 3.9 - - 3.9 - - 3.9 - - 3.9 - ns
DAV - 4.2 - - 4.2 - - 4.2 - - 4.2 - ns
t
su
set-up time - 8.6 - - 7.4 - - 6.1 - - 5.7 - ns
t
h
hold time - 4.8 - - 3.4 - - 1.8 - - 1.4 - ns
t
r
rise time DATA
[2]
0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 ns
DAV 0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 ns
t
f
fall time DATA
[2]
0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 0.5 - 2.4 s