User Manual

Jennic
JennicJennic
Jennic
14 JN-DS-JN5139 v1.5 © Jennic 2008
4 Memory Organisation
This section describes the different memories found within the JN5139. The device contains ROM, RAM, OTP eFuse
memory, the wireless transceiver and peripherals all within the same linear address space.
0x00000000
0x00030000
RAM
(96kB)
0xF0000000
0xF0018000
System Controller
Baseband Controller
Security Coprocessor
PHY Controller
Analogue Peripherals
GPIO
UART0
UART1
Timer0
SPI
Intelligent Peripheral
0x100000FF
0x10000000
0x10000400
0x100009FF
0x10000C00
0x10000DFF
0x10000E00
0x10000E5F
0x10000F00
0x10000F2B
0x20000000
0x2000000B
0x30000000
0x3000007F
0x40000000
0x4000007F
0x50000000
0x5000001B
0x60000000
0x6000001B
0x70000000
0x70000013
0x80000000
Timer1
2-Wire Interface
0x8000001B
0x90000000
0x90000013
0x98000000
Intelligent Peripheral
Memory Block
0x980001FF
0xEFFFFFFF0xFFFFFFFF
PeripheralsUnpopulated
ROM
(192kB)
0x10000000
RAM Echo
0x04000000
0x04018000
Figure 5: JN5139 Memory Map